

Department of Electronic & Telecommunication Engineering, University of Moratuwa, Sri Lanka.

${\bf Lab~Assignment} \\ {\bf UART~Implementation~in~FPGA}$

By

Group - 5

Basnayake B.M.N.S - 220072R Budvin M.P.L - 220077L De Alwis W.M.R - 220097X

 ${\rm EN}$ 2111 - Electronic Control Design

10th May 2025

Abstract

This report presents the design and implementation of a UART transceiver using Verilog HDL on an FPGA. The Universal Asynchronous Receiver/Transmitter (UART) is a communication protocol used for serial data exchange between two devices. The project includes the Verilog implementation of transmitter and receiver modules, baud rate generator, and a top-level module integrating all components. Simulation results and practical testing on a DE2-115 FPGA are also presented.

Contents

1	Inti	roduction	2
2	UART Code		
	2.1	Code Explanation	2
	2.2	0040	
		2.2.1 Transmitter Module	
		2.2.2 Receiver Module	
		2.2.3 Top Module	5
	2.3	Testbench	6
3	Simulation Results		7
4	Tes	ting	7

1 Introduction

The DE2-115 FPGA board can be used to implement a UART transceiver. UART is a communication protocol for serial data exchange between two devices. In UART, the transmitter converts parallel data to serial form and transmits it, while the receiver converts the received serial data back to parallel form.

UART communication is asynchronous, meaning there is no clock signal for synchronization. Start and stop bits are used to mark the beginning and end of data packets. The receiver reads incoming bits at a specific baud rate, which determines the data transfer speed. Matching baud rates between the transmitter and receiver is crucial for successful data transfer.

To implement UART on the DE2-115 FPGA board, you need to design the UART module in Verilog, write a testbench for simulation, and program the FPGA with the design. Connect the Tx and Rx pins of the DE2-115 board to the corresponding pins of the device you want to communicate with.

2 UART Code

2.1 Code Explanation

The receiving part of the module consists of a simple state machine with two states: 'IDLE' and 'READ'. In the 'IDLE' state, the receiver signal is kept at high level (3.3 V). When data is being received, it starts with a low state pulse. When the receiver detects this start bit it changes its state to 'READ'. From then onwards, 8-bits are read from the receiver. Apart from the clock, another pulse stream called the 'tick' is used to read these bits. The 'tick' stream has a frequency which is 16 times that of the baud rate of the transmission. This allows reading each bit at the middle of the pulse. When the starting bit is detected (negative edge from the 'IDLE' state):

- 1. The counter counts 8 ticks to read the start bit.
- 2. Then the counter counts 16 ticks to read each of the 8 data bits.
- 3. Finally, the counter counts 16 ticks to read the stop bit (which should be high).
- 4. After reading these 8-bits, the receiver changes its state to 'IDLE' again.

UART Frame Format



Figure 1: UART Data Frame

2.2 Code

2.2.1 Transmitter Module

```
7 input tx_ctr
8);
parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
    parameter CLKS_PER_BIT = 16;
10
    parameter CLKSidel = 50;
11
    reg [7:0] data_buff=0;
                                  // Data buffer for transmission
12
13
    reg
                curr_stat;
                                  // Tracks start status
14
    reg [19:0] clk_counter;
                                  // Counts clock cycles per bit
    reg [1:0] STATE = IDLE;
                                  // State machine register
15
                                  // Tracks transmitted bits
    reg [3:0] bit_index = 0;
16
17
    always @(posedge clk or negedge rst_n) begin
18
     if (!rst_n) begin
19
                   <= 1;
<= data;
        data_out
20
21
        data_buff
       clk_counter <= 0;</pre>
22
                  <= 1;
        status
23
24
      end else begin
       case (STATE)
25
          IDLE: begin
26
27
             if (clk_counter < CLKSidel ) begin</pre>
              data_out <= 1;
28
29
               data_buff <= data;</pre>
               clk_counter <= clk_counter +1;</pre>
30
              status <=1;
31
32
            end else begin
                        <= START;
<= 0;
33
              STATE
               status
34
              clk_counter <= 0;</pre>
            end
36
37
          end
          START: begin
38
           if (clk_counter < CLKS_PER_BIT-1) begin</pre>
39
              data_out <= 0;
data_buff <= data;
40
41
               clk_counter <= clk_counter + 1;</pre>
42
43
             end else begin
44
              clk_counter <= 0;</pre>
               STATE <= DATA;
bit_index <= 0;
45
46
47
            end
48
          end
          DATA: begin
49
            if (bit_index < 8) begin</pre>
50
              STATE <= DATA;
51
              if (clk_counter < CLKS_PER_BIT-1) begin</pre>
52
                                <= data_buff[0]; // Send LSB
53
                 data_out
                 clk_counter <= clk_counter + 1;</pre>
54
               end else begin
55
                                <= data_buff >> 1; // Shift right
56
                 data_buff
                              <= 0;
57
                 clk_counter
                 bit index
                                <= bit_index + 1;
58
59
               end
             end else begin
60
              STATE <= STOP;
61
               clk_counter <= 0;</pre>
62
            end
63
64
          end
65
           STOP: begin
            if (clk_counter < CLKS_PER_BIT-1) begin</pre>
66
              data_out <= 1;
                                      // Send stop bit
67
                            <= STOP;
               STATE
68
              clk_counter <= clk_counter + 1;</pre>
69
            end else begin
71
               data_out <= 1;
               STATE <= IDLE;
72
73
              status <=1;
74
             end
75
           end
          default: STATE <= IDLE;</pre>
76
        endcase
77
      end
78
79 end
```

80 endmodule

Listing 1: Transmitter Module Code

2.2.2 Receiver Module

```
1 module UART_rx #(
  parameter CLKS_PER_BIT = 16
2
3)(
     input
                         clk,
4
     input
                         rst_n,
5
     input
                         data_in,
7
     output reg [7:0] data_out
8);
   parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
    reg [7:0] data_val;
reg [3:0] count;
10
11
    reg [3:0]
    reg [15:0] clk_counter;
12
    reg [3:0] filtercount;
reg [64:0] data_buffrx;
13
14
    reg [1:0] STATE = IDLE;
15
    reg [3:0] bitcount;
16
17
    reg
                 flag = 1;
                statflag = 1;
18
    reg
19
    always @(posedge clk or negedge rst_n) begin
20
     if ("rst_n) begin
21
22
        count <= 0;
        bitcount <= 0;
23
        statflag <= 0;
24
        data_out <=0;
25
      end else begin
26
        case (STATE)
27
          IDLE: begin
28
             if (data_in==0) begin
29
               STATE <= START; // Detect start bit
30
               clk_counter <= 0;
31
32
             end
           end
33
           START: begin
34
             clk_counter <= clk_counter + 1;</pre>
35
             if (data_in == 0 && clk_counter == CLKS_PER_BIT/2 -1) begin
36
               STATE <= DATA;
37
38
                bitcount <= 0;
               data_val <=8 'h00;
39
40
             else if (data_in == 1 && clk_counter == CLKS_PER_BIT/2 -1) begin
41
               STATE <= IDLE;
42
43
             end
44
           DATA: begin
45
             clk_counter <= clk_counter + 1;</pre>
46
             if (data_in && clk_counter == CLKS_PER_BIT) begin
47
               data_val <= {1'b1, data_val[7:1]};
48
                clk_counter <= 0;
49
               bitcount <= bitcount + 1;</pre>
50
51
             end
             else if (data_in==0 && clk_counter == CLKS_PER_BIT)begin
52
                data_val <= {1'b0, data_val[7:1]};</pre>
53
54
                clk_counter <=0;</pre>
                bitcount <= bitcount + 1;</pre>
55
56
             end
57
             if (bitcount > 7) begin
                STATE <= STOP;
58
                clk_counter <= 0;</pre>
59
60
           end
61
62
           STOP: begin
             if (data_in && clk_counter == CLKS_PER_BIT) begin
63
                data_out <= data_val;</pre>
64
                STATE <= IDLE;
65
            end
66
```

```
else if (data_in == 0 && clk_counter == CLKS_PER_BIT) begin

STATE <= IDLE;
end
clk_counter <= clk_counter + 1;
end
default: STATE <= IDLE;
endcase
end
end
end
end
end
end
```

Listing 2: Receiver Module Code

2.2.3 Top Module

```
1 // Top-level UART module for serial communication
2 module UART_Module(
   input
                  clk,
    input
                  tx_ctr,
    input
                  rst,
                             // Serial input (receive)
6
    input
                  Rx,
                          // D12 Serial output (transmit)
// Received data output
    output
                  Tx,
    output [7:0] data,
    output reg [7:0] tx_data
9
10 );
    // Internal signals
11
               clkn=0;
                                 // Divided clock for TX/RX
12
    reg
    reg [7:0] fixed_data;
13
                                 // Fixed data to transmit
    reg [31:0] counter = 0;
                                 // Clock divider counter
14
    reg [31:0] countbyte=0;
15
    reg [63:0] buff =64'h85;
                                // 00010010 00110100 01010110 00010001
    wire stat;
17
    reg flg=1;
18
19
    // Clock divider to generate baud rate clock
20
    always @(posedge clk) begin
21
     counter <= counter + 1;</pre>
22
      tx_data=fixed_data;
23
      if (counter == 100000) begin // 325Incorrect: Should be CLKS_PER_BIT/2 (e.g.,
      5208/2)
        counter <= 1;</pre>
25
        countbyte <= countbyte +1;</pre>
26
        clkn <= ~clkn;
27
28
      end
      if (stat&& flg) begin
29
       fixed_data <= buff [7:0];
30
        flg<=0;
31
      end
32
      else if (~flg && ~stat) begin
33
        //buff <= {8'h00,buff[63:8]};
34
        flg<=1;
35
36
      end
37
38
    // Instantiate TX module EP4CE22F17C6
39
    UART_tx TX (
40
      .clk(clkn),
41
      .data(fixed_data),
42
      .data_out(Tx),
43
44
      .rst_n(rst),
45
      .status(stat),
      .tx_ctr(tx_ctr)
46
47
48
    // Instantiate RX module
49
    UART_rx RX (
50
     .clk(clkn),
51
52
       .data_in(Rx),
53
      .data_out(data),
      .rst_n(rst)
54
55
    );
56
```

57 endmodule

Listing 3: Top Level Entity Code

2.3 Testbench

```
'timescale 10ns/1ns
  module UART_tb();
     reg clk;
reg rst;
     reg txrst;
     wire tx_line;
wire [7:0] tx_data;
9
     wire [7:0] received_data;
11
     UART_Module uut (
12
       .clk(clk),
13
       .rst(rst),
14
       .Rx(tx_line),
15
       .Tx(tx_line),
16
       .tx_data(tx_data),
17
18
       .data(received_data)
19
20
     initial begin
21
       clk = 0;
22
       rst =1;
23
       #10;
24
       rst =0;
25
26
       #2;
       rst =1;
27
28
     \verb"end"
29
     always begin
#1 clk = ~clk;
30
31
32
33
     initial begin
34
     #1000000;
35
36
37
38 endmodule
```

Listing 4: Testbench Code




Figure 2: RTL Viewer of the System

3 Simulation Results




Figure 3: Simulation Waveforms

4 Testing




Figure 4: Transferring Data Between Two FPGAs




Figure 5: Transmitted Waveform