



Department of Electronic & Telecommunication Engineering, University of Moratuwa,
Sri Lanka.

Lab Assignment

UART Implementation in FPGA

By

Group - 5

Basnayake B.M.N.S - 220072R

Budvin M.P.L - 220077L

De Alwis W.M.R - 220097X

EN 2111 - Electronic Control Design

10th May 2025

Abstract

This report presents the design and implementation of a UART transceiver using Verilog HDL on an FPGA. The Universal Asynchronous Receiver/Transmitter (UART) is a communication protocol used for serial data exchange between two devices. The project includes the Verilog implementation of transmitter and receiver modules, baud rate generator, and a top-level module integrating all components. Simulation results and practical testing on a DE2-115 FPGA are also presented.

Contents

1	Introduction	2
2	UART Code	2
2.1	Code Explanation	2
2.2	Code	2
2.2.1	Transmitter Module	2
2.2.2	Receiver Module	4
2.2.3	Top Module	5
2.3	Testbench	6
3	Simulation Results	7
4	Testing	7

1 Introduction

The DE2-115 FPGA board can be used to implement a UART transceiver. UART is a communication protocol for serial data exchange between two devices. In UART, the transmitter converts parallel data to serial form and transmits it, while the receiver converts the received serial data back to parallel form.

UART communication is asynchronous, meaning there is no clock signal for synchronization. Start and stop bits are used to mark the beginning and end of data packets. The receiver reads incoming bits at a specific baud rate, which determines the data transfer speed. Matching baud rates between the transmitter and receiver is crucial for successful data transfer.

To implement UART on the DE2-115 FPGA board, you need to design the UART module in Verilog, write a testbench for simulation, and program the FPGA with the design. Connect the Tx and Rx pins of the DE2-115 board to the corresponding pins of the device you want to communicate with.

2 UART Code

2.1 Code Explanation

The receiving part of the module consists of a simple state machine with two states: 'IDLE' and 'READ'.

In the 'IDLE' state, the receiver signal is kept at high level (3.3 V). When data is being received, it starts with a low state pulse. When the receiver detects this start bit it changes its state to 'READ'. From then onwards, 8-bits are read from the receiver. Apart from the clock, another pulse stream called the 'tick' is used to read these bits. The 'tick' stream has a frequency which is 16 times that of the baud rate of the transmission. This allows reading each bit at the middle of the pulse. When the starting bit is detected (negative edge from the 'IDLE' state):

1. The counter counts 8 ticks to read the start bit.
2. Then the counter counts 16 ticks to read each of the 8 data bits.
3. Finally, the counter counts 16 ticks to read the stop bit (which should be high).
4. After reading these 8-bits, the receiver changes its state to 'IDLE' again.




Figure 1: UART Data Frame

2.2 Code

2.2.1 Transmitter Module

```

1 module UART_tx (
2     input      clk,
3     input      rst_n,    // Active-low reset
4     input [7:0] data,     // Data to transmit
5     output reg data_out,  // Serial output
6     output reg status,

```

```

7  input          tx_ctr
8  );
9  parameter IDLE  = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
10 parameter CLKS_PER_BIT = 16;
11 parameter CLKSidel = 50;
12 reg [7:0] data_buff=0;      // Data buffer for transmission
13 reg curr_stat;             // Tracks start status
14 reg [19:0] clk_counter;     // Counts clock cycles per bit
15 reg [1:0] STATE = IDLE;    // State machine register
16 reg [3:0] bit_index = 0;   // Tracks transmitted bits
17
18 always @(posedge clk or negedge rst_n) begin
19     if (!rst_n) begin
20         data_out    <= 1;
21         data_buff    <= data;
22         clk_counter  <= 0;
23         status       <= 1;
24     end else begin
25         case (STATE)
26             IDLE: begin
27                 if (clk_counter < CLKSidel ) begin
28                     data_out    <= 1;
29                     data_buff    <= data;
30                     clk_counter  <= clk_counter +1;
31                     status       <=1;
32                 end else begin
33                     STATE        <= START;
34                     status       <= 0;
35                     clk_counter  <= 0;
36                 end
37             end
38             START: begin
39                 if (clk_counter < CLKS_PER_BIT-1) begin
40                     data_out    <= 0;
41                     data_buff    <= data;
42                     clk_counter  <= clk_counter + 1;
43                 end else begin
44                     clk_counter  <= 0;
45                     STATE        <= DATA;
46                     bit_index    <= 0;
47                 end
48             end
49             DATA: begin
50                 if (bit_index < 8) begin
51                     STATE <= DATA;
52                     if (clk_counter < CLKS_PER_BIT-1) begin
53                         data_out    <= data_buff[0]; // Send LSB
54                         clk_counter  <= clk_counter + 1;
55                     end else begin
56                         data_buff    <= data_buff >> 1; // Shift right
57                         clk_counter  <= 0;
58                         bit_index    <= bit_index + 1;
59                     end
60                 end else begin
61                     STATE <= STOP;
62                     clk_counter <= 0;
63                 end
64             end
65             STOP: begin
66                 if (clk_counter < CLKS_PER_BIT-1) begin
67                     data_out    <= 1; // Send stop bit
68                     STATE        <= STOP;
69                     clk_counter  <= clk_counter + 1;
70                 end else begin
71                     data_out    <= 1;
72                     STATE        <= IDLE;
73                     status       <=1;
74                 end
75             end
76             default: STATE <= IDLE;
77         endcase
78     end
79 end

```

80 `endmodule`

Listing 1: Transmitter Module Code

2.2.2 Receiver Module

```

1 module UART_rx #(
2     parameter CLKS_PER_BIT = 16
3 ) (
4     input          clk,
5     input          rst_n,
6     input          data_in,
7     output reg [7:0] data_out
8 );
9     parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
10    reg [7:0] data_val;
11    reg [3:0] count;
12    reg [15:0] clk_counter;
13    reg [3:0] filtercount;
14    reg [64:0] data_buffrx;
15    reg [1:0] STATE = IDLE;
16    reg [3:0] bitcount;
17    reg      flag = 1;
18    reg      statflag = 1;
19
20    always @(posedge clk or negedge rst_n) begin
21        if (~rst_n) begin
22            count <= 0;
23            bitcount <= 0;
24            statflag <= 0;
25            data_out<=0;
26        end else begin
27            case (STATE)
28                IDLE: begin
29                    if (data_in==0) begin
30                        STATE <= START; // Detect start bit
31                        clk_counter<=0;
32                    end
33                end
34                START: begin
35                    clk_counter <= clk_counter + 1;
36                    if (data_in == 0 && clk_counter == CLKS_PER_BIT/2 -1) begin
37                        STATE <= DATA;
38                        bitcount <= 0;
39                        data_val<=8'h00;
40                    end
41                    else if (data_in == 1 && clk_counter == CLKS_PER_BIT/2 -1) begin
42                        STATE <= IDLE;
43                    end
44                end
45                DATA: begin
46                    clk_counter <= clk_counter + 1;
47                    if (data_in && clk_counter == CLKS_PER_BIT) begin
48                        data_val <= {1'b1, data_val[7:1]};
49                        clk_counter<=0;
50                        bitcount <= bitcount + 1;
51                    end
52                    else if (data_in==0 && clk_counter == CLKS_PER_BIT)begin
53                        data_val <= {1'b0, data_val[7:1]};
54                        clk_counter<=0;
55                        bitcount <= bitcount + 1;
56                    end
57                    if (bitcount > 7) begin
58                        STATE <= STOP;
59                        clk_counter <= 0;
60                    end
61                end
62                STOP: begin
63                    if (data_in && clk_counter == CLKS_PER_BIT) begin
64                        data_out<=data_val;
65                        STATE <= IDLE;
66                    end

```

```

67         else if (data_in==0 && clk_counter == CLKS_PER_BIT) begin
68             STATE <= IDLE;
69         end
70         clk_counter <= clk_counter + 1;
71     end
72     default: STATE <= IDLE;
73 endcase
74 end
75 end
76 endmodule

```

Listing 2: Receiver Module Code

2.2.3 Top Module

```

1 // Top-level UART module for serial communication
2 module UART_Module(
3     input        clk,
4     input        tx_ctr,
5     input        rst,
6     input        Rx,          // Serial input (receive)
7     output       Tx,          // D12 Serial output (transmit)
8     output [7:0] data,        // Received data output
9     output reg [7:0] tx_data
10 );
11 // Internal signals
12 reg        clk_n=0;          // Divided clock for TX/RX
13 reg [7:0] fixed_data;        // Fixed data to transmit
14 reg [31:0] counter = 0;      // Clock divider counter
15 reg [31:0] countbyte=0;
16 reg [63:0] buff =64'h85;     // 00010010 00110100 01010110 00010001
17 wire stat;
18 reg flg=1;
19
20 // Clock divider to generate baud rate clock
21 always @(posedge clk) begin
22     counter <= counter + 1;
23     tx_data=fixed_data;
24     if (counter == 100000) begin // 325Incorrect: Should be CLKS_PER_BIT/2 (e.g.,
25         counter <= 1;
26         countbyte<=countbyte+1;
27         clk_n <= ~clk_n;
28     end
29     if (stat&& flg) begin
30         fixed_data<=buff[7:0];
31         flg<=0;
32     end
33     else if (~flg && ~stat) begin
34         //buff<= {8'h00,buff[63:8]};
35         flg<=1;
36     end
37 end
38
39 // Instantiate TX module EP4CE22F17C6
40 UART_tx TX (
41     .clk(clk_n),
42     .data(fixed_data),
43     .data_out(Tx),
44     .rst_n(rst),
45     .status(stat),
46     .tx_ctr(tx_ctr)
47 );
48
49 // Instantiate RX module
50 UART_rx RX (
51     .clk(clk_n),
52     .data_in(Rx),
53     .data_out(data),
54     .rst_n(rst)
55 );
56

```

```
57 endmodule
```

Listing 3: Top Level Entity Code

2.3 Testbench

```

1 `timescale 10ns/1ns
2
3 module UART_tb();
4
5     reg clk;
6     reg rst;
7     reg txrst;
8     wire tx_line;
9     wire [7:0] tx_data;
10    wire [7:0] received_data;
11
12    UART_Module uut (
13        .clk(clk),
14        .rst(rst),
15        .Rx(tx_line),
16        .Tx(tx_line),
17        .tx_data(tx_data),
18        .data(received_data)
19    );
20
21    initial begin
22        clk = 0;
23        rst = 1;
24        #10;
25        rst = 0;
26        #2;
27        rst = 1;
28    end
29
30    always begin
31        #1 clk = ~clk;
32    end
33
34    initial begin
35        #1000000;
36    end
37
38 endmodule

```

Listing 4: Testbench Code




Figure 2: RTL Viewer of the System

3 Simulation Results




Figure 3: Simulation Waveforms

4 Testing




Figure 4: Transferring Data Between Two FPGAs




Figure 5: Transmitted Waveform