


DESIGN AND OPCODE ASSIGNMENT

* 8-bit instruction set



* 8 registers →

A	000	E	100
B	001	F	101
C	010	G	110
D	011	H	111

* opcodes: →

Inst.	OPCODE
IN	00
ADD	01
MOV	10
OUT	11

Ex: → 1. IN →

0	0				X	X	X
---	---	--	--	--	---	---	---

⇒ Mem[dest] ← in;

dest.
register

2. ADD →

0	1	X	X	X			
---	---	---	---	---	--	--	--

⇒ A ← A + Mem[src]

src register


3. MOV →

1	0						
---	---	--	--	--	--	--	--

⇒ Mem[dest.] ← Mem[src]


dest. reg. source reg.

4. OUT

OUT \Leftarrow Mem [src]

Reg A \Rightarrow attached to adder. (Accumulator)

structure for other registers (Control path)



~~read~~ read-en : 1 \Rightarrow data is available for reading.

write-en : 1 \Rightarrow data can be written.

Data path/ data line \rightarrow

* Common for both i/p & o/p. [serving as bidirectional]

data-line \Leftarrow in if instr. = IN.

OUT \Leftarrow data-line if instr. = OUT.

For data transfer b/w registers, one reg. is source & the other is destination register.
logic:

- The value of source register is written to data line & the value of data line would be ~~read~~ ^{written into} from destination register.

selection of source/dest. register:-

For cg:- Reg B

