

DRAMSim2

Elliott Cooper-Balis
Paul Rosenfeld
Bruce Jacob
University of Maryland
dramni nj as [at] gmail l [dot] com

Contents

1	About DRAMSim2	1
2	Getting DRAMSim2	2
3	Building DRAMSim2	2
4	Running DRAMSim2	3
4.1	Trace-Based Simulation	3
4.2	Library Interface	3
5	Example Output	5
6	Results Output	6

1 About DRAMSim2

DRAMSim2 is a cycle accurate model of a DRAM memory controller, the DRAM modules which comprise system storage, and the buses by which they communicate.

4 Running DRAMSim2

4.1 Trace-Based Simulation

In standalone mode, DRAMSim2 can simulate memory system traces. While traces are not as accurate as a real CPU model driving the memory model, they are convenient since they can be generated in a number of different ways (instrumentation, hardware traces, CPU simulation, etc.) and reused.

We've provided a few small sample traces in the `traces/` directory. These gzipped traces should first be pre-processed before running through the simulator. To run the preprocessor (the preprocessor requires python):
