

Build the Micro D-Cam Solid-State Video Camera

Part 1: The IS32 Optic RAM and the Micro D-Cam Hardware

by Steve Ciarcia

A 64K-bit dynamic RAM chip is the visual sensor in this digital image camera

If you've followed the activities in the Circuit Cellar for any period of time, you have probably realized that my writing a monthly column is just an excuse to investigate and experiment with whatever I find currently fascinating. One of my longtime fascinations has been the input of visual data to a computer. While I've presented interfaces that allow computers to determine direction and measure distances, receive a variety of sensory inputs via touch or remote signal, and even speak their minds through voice synthesis, until now I have not presented a project that enables a computer to see.

There was a time when most computers communicated via klunky teletypes at 10 characters per second. Improving output technology—high-speed video graphics displays, dot-matrix printers, and voice synthesis—has vastly improved the computer's ability to communicate results and conclusions to its user. Except in specialized applications, however, input technology has been discouragingly static. We still plod along using keyboards or mice as the primary input device even when the input data may be graphical.

So much of our existence involves visual recognition that it only stands to reason that the potential applications of computers would be enhanced if a versatile sensory-input channel were available to the machines. Then, instead of spending hours entering digital coordinates from a picture or map into a computer using a keyboard, you could easily use a "computerized camera" to make a visual snapshot of the material, instantly producing a digitized picture. Once you had such a picture in the computer, it could be interpreted, enhanced, or stored as the application might dictate.

Photo 1: In this prototype, the Optic RAM is mounted inside a light-tight box with a C-mount lens focusing light onto one of its cell arrays. The ribbon cable leads straight from the Optic RAM to the interface card in the Apple.

Computers and Vidicon Cameras

Computerized-image cameras are not new, but up to now they have always been too expensive for widespread practical use and casual experimentation. Most of the computer image-input devices currently available use a conventional black-and-white television camera as the image sensor. The camera's video output must be converted to digital logic levels for the computer: a difficult task, because the output, produced using a Vidicon-type pickup tube, is a high-frequency analog signal divided into 30 complete frames of picture information transmitted and scanned each second (or 25 frames for most TV systems outside North America).

Most high-quality TV-camera interfaces convert the analog signal for computer processing through "frame grabbing," in which one of the frames is sampled, digitized, and stored during a 1/30-second frame-scan interval. In these sophisticated visual sensing systems, a high-speed A/D (analog-to-digital) converter digitizes the analog signal in real time at sampling rates exceeding 5 megahertz (MHz) and stores the PCM (pulse-code modulated) data in a high-speed buffer made of semiconductor memory. Because they operate so fast, such units are insensitive to camera motion and fast scene changes.

In less sophisticated TV-camera interfaces, the designer has assumed that the camera and the object in its view will remain still long enough for the picture to be processed by slower, cheaper circuitry. When the TV picture is stationary, all frames in the signal are identical, so a sequential line-sampling technique is often employed. In units of this type, a low-speed A/D converter (sampling from 100,000 to 1,000,000 times per second) operates in bursts of activity shorter than a frame interval, with each successive period of activity, or *sampling window*, triggered at a slightly later time during the frame interval by line and pixel (picture element) position

counters. In between the sampling windows, the support circuitry has time to store the digitized information and get ready for the next burst of activity. As a result, the interface assembles the single image from pieces snatched from many frames.

High-speed frame grabbers generally cost more than \$10,000, while the slower units cost somewhat less, depending upon speed and resolution. You can expect a 256 by 256 pixel-resolution low-speed interface, the kind used in the computer systems often seen at conventions printing images on T-shirts, to cost between \$500 and \$1000; half of that price is for the camera and lens.

Solid-State Arrays to the Rescue?

The problem with the Vidicon-type camera is that it is an analog device, which must be adapted to work in digital applications. It would be far better to have a computer video camera that is inherently digital and dispense with the analog-to-digital conversion. Why not use semiconductor devices, the outputs of which are digital signals that change as a function of light level?

The barrier has been price. A variety of semiconductor optical sensors, such as photodiode and charged-coupled-device (CCD) arrays, fill the bill nicely. When I first started to think about building a solid-state image camera, I thought I could just order a 256 by 256 pixel CCD array and add a few binary-counter chips for a quick project. This idea evaporated quickly when I discovered that CCD arrays cost from \$800 to \$2000, depending upon the number of bad pixels you get.

My success with photodiode arrays wasn't much better. It seems that for about \$100 you can buy a 128 by 1 or 256 by 1 array, but arrays more than one element wide are hard to find. To create a 256 by 128 or 128 by 128 picture, I would have needed to devise an optical, mechanical, or electronic way to move the array across the image plane, or move the




Figure 1: A schematic diagram of the timing-generator circuit, which contains a CMOS oscillator circuit to generate the fundamental clock rate. This signal is divided down to produce the frequencies for various possible output data rates and controlling the IS32. The data-rate-clock signals control the sequence of operation of the interrupt generator and the transmitter circuit.

image across the array, stopping periodically for the values of the picture elements to be registered and stored. After tentatively sketching a screw drive and its associated control electronics, I gave up in disgust at the thought of how hard it would be to build.

If Memory Serves...

I had almost decided to join the bandwagon and use a Vidicon camera when I remembered experimenting with the optical sensitivity of dynamic RAM (random-access read/write memory) chips back in 1976. I had even seen a design published for a 64 by 64 pixel resolution camera that used a type-1103 1K-bit dynamic RAM chip as an optical sensor. If the bit-storage cells in those early dynamic RAMs were light-sensitive, could the newer ones be also? If I popped the top off a 64K-bit dynamic RAM chip, wouldn't I find a 256 by 256 array?

Well, yes and no. I took the lids off a few brands of 64K-bit dynamic RAM chips, and it does appear that they are light-sensitive. The problem, however, is that they were designed only as memory devices and not op-

tical arrays. To my knowledge, none of the 64K-bit dynamic RAMs on the market are configured as an orthogonal array laid out 256 elements long by 256 wide. In fact, most have 4 or 8 sections of 16K or 8K bits, and many include redundant sections that can be wired in to replace bad sections on the chip. The bit addresses don't proceed linearly through the chip either; one bit may be in the upper-left corner and the next bit in the lower-right corner.

Just as I was about to abandon all hope, I found an unconventional dynamic-RAM manufacturer that has recognized the light-sensing potential of its 64K-byte device. Micron Technology Inc., of Boise, Idaho (certainly an unconventional place to make integrated circuits), produces a dynamic RAM chip that has its memory cells laid out in only two sections, both of which are 256 by 128 cells, as shown in figure 7 on page 31. With this configuration, the chip can easily be used as an optical sensor. One specially tested 64K-bit dynamic memory device, called the IS32 Optic RAM, comes in a package with a see-through quartz lid (see photo 4 on page 30).

Per pixel, the Micron Technology IS32 Optic RAM costs 1000 times less than the earlier generation of image-sensing chips such as the CCD. The Optic RAM's spectral sensitivity is generally the same as that of other silicon-based light-sensing media, but its bit-for-bit uniformity is not as good as CCDs. Nevertheless, the Optic RAM can bring capabilities to your computer that were previously available only to large industrial users.

Build the Micro D-Cam

This month, using the IS32, I'll show you how to build a relatively low-cost digital image camera I call the Micro D-Cam (see photo 1). Its resolution of 256 by 128 pixels is adequate for many applications in graphics, pattern and character recognition, robotics, process control, and security. (Of course, the output of the Micro D-Cam is a digital signal; it cannot be used to directly drive a composite-video monitor.) I've put together versions of the Micro D-Cam for use with the Apple II computer (II-Plus and IIE, see photo 3, page 30) and the IBM Personal Computer; however, the Micro D-Cam is serially interfaced and requires only

five wires for connection, so I'm also working on an RS-232C version that can be attached to any computer that has a serial port.

The Micro D-Cam project is rather complex, so I'll present it in two parts. This month I'll explain how the IS32 Optic RAM and the Micro D-Cam hardware work. Because appropriate software is vital to the success of this project, next month I'll include a lengthy listing of a typical control program for use with the Apple II-Plus version of the Micro D-Cam. We'll also look at some of the Micro D-Cam's capabilities.

IS32 Optic RAM

The IS32 from Micron Technology is an all-digital image-sensing device. Its pertinent characteristics are shown in table 1.

The IS32 contains 65,536 (64K) light-sensitive memory cells laid out in two planar, rectangular arrays of 32,768 elements, each a matrix of 128 rows and 256 columns. The two arrays are separated by an optically nonsensitive "dead" zone about 25 elements wide. To avoid having a gap in the image or using complicated optical systems to eliminate it, only one of the arrays is usually used as an image sensor. Each of the memory elements in the matrix can be accessed randomly when the control circuitry strobes in the appropriate row and column address of the element being accessed.

Theory of Operation

An image camera built around the IS32 focuses reflected light from the viewed object and passes it through a lens onto one of the 32,768-element arrays. When an individual element is struck by photons of light, the capacitor in the cell, which is initially precharged to a fixed voltage, begins to discharge toward zero volts. The capacitor discharges at a rate proportional to the light intensity throughout the duration of the exposure.

After the exposure interval has elapsed, the circuitry reads the element by addressing it as a memory cell. During the cell access, sense amplifiers within the IS32 read the capacitor's voltage value and compare it to a fixed threshold voltage. If the potential is above the threshold, the picture element is deemed to be black; if the potential is too low, the picture element is declared white. The D_{out} pin of the Optic RAM is set to a logic 1 or 0 during the corresponding bit interval as a result of this decision. The raw "gray scale" of the IS32, therefore, has only two shades, white and black. (We'll see how to compensate for this shortly.)

All dynamic-memory devices require refreshing for operation; the charge representing the data stored in each cell capacitor will leak away if left alone (exposure to light merely hastens the leakage). The charge must be sensed and brought back to

the nominal voltage for the logic state it represents. This can happen when the computer reads a bit value from the cell, but more frequently it happens when circuitry external to the memory chip periodically activates the cell's address just for the purpose. (Many memory chips, including the IS32 Optic RAM, can refresh their cells a whole row at a time.) The IS32 can be used this way as a regular memory device can, but in optical service there is a twist in the refreshing. The chip is light-sensitive only when it is not being refreshed; the key to using it in a camera is to carefully control its sensitivity by performing the refresh operation in a special way.

In the beginning of an image-sensing cycle, the Micro D-Cam's circuitry addresses all the cells in the active array, filling them with the positive voltages that represent logic 1s. The exposure begins with the receipt of a SOAK command, which is the equivalent of opening the shutter (to allow the array to "soak" in light). Then, after the appropriate exposure interval has elapsed, the control circuitry issues the refresh command, which freezes the states of the memory cells (or pixel cells, if you will). Then the control circuitry activates the interrupt state, during which the value of one cell is fetched and transmitted. Interrupt cycles are continued until all the bits in the array have been transmitted. (The interrupt



Photo 2a: The Micro D-Cam can focus on UPC bars. Both photos shown here used the Apple II's high-resolution graphics routines to reproduce the camera's output.




Photo 2b: The Apple II's display represents gray levels as different densities of white dots. Several different-length exposures are combined to form the gray-scale image.

mode is not maintained constantly because the IS32 cannot be refreshed during the interrupt.) The Micro D-Cam then causes all the cells to again be set to 1, and the image-sensing cycle starts over.

A white pixel (logic 0) in the output indicates that the capacitor was exposed to a light intensity sufficient to discharge it past the threshold point. A black pixel (logic 1) indicates the light intensity was not enough to discharge the capacitor past the threshold point.

How fast the camera can scan the image varies according to the light intensity. The faster the elements are scanned, or read, the greater the light intensity required. The Micro D-Cam can scan approximately 15 frames per second at maximum speed.

The Optic RAM Resembles Film

The operation of the digital image sensor can be compared to that of a black-and-white film emulsion in a conventional photographic camera. Like the film, the IS32 contains many light-sensitive elements lying in a single plane. The image is focused (optically) on the plane, the user can adjust the aperture (measured in f-stops) and the length of exposure. The aperture is an adjustment of the size of the opening through which the light is allowed to pass on its way to the light-sensitive medium (changed in both cases by mechanically opening or closing an iris). The length of exposure (corresponding to photographic shutter speed) is adjusted in the Optic RAM by the scanning function of the drive electronics. And in the Optic RAM, the film is advanced, so to speak, by refreshing the voltage on all the memory elements.

Also like film, the Optic RAM's elements respond to light in a binary fashion, indicating only black or white, the presence or absence of a certain amount of light during the exposure. However, in a photographic film, the light-sensitive elements

1. 128- by 256-element array measuring 5.504 by 1.088 millimeters
2. Element size: 8 microns by 9 microns
3. Vertical center-to-center spacing: 21.5 microns
4. Horizontal spacing: 8.5 microns
5. Spacing between left and right arrays: 150 microns

Table 1: Specifications of the Micron Technology IS32 Optic RAM, a 64K-bit memory chip that has the extra talent of serving as a digital image detector.

(grains of silver-halide compounds) come in different sensitivities and respond to different intensities of light, whereas the IS32's cells all respond at about the same intensity for any given condition. To circumnavigate this limitation with the Optic RAM, varying shades of gray can be recorded by making multiple scans of the same optical image, averaging the results obtained from either changing the sensitivity of the cells, using a different threshold voltage for each scan, or varying the scan rate.

By changing the threshold voltage and keeping both the scanned image and light intensity constant, areas on the Optic RAM where intermediate bright portions of the image fall will give differing output levels. The nominal threshold potential, 2.1 volts (V), can be adjusted though pin 1 (Analog Threshold) on the IS32 from 1.5 V to 3 V, but Micron Technology suggests that gray-scale capability be achieved by varying the scan rate rather than by adjusting the threshold voltage. Changes will be exhibited in the response of the pixels where the image is gray (of intermediate brightness) so that the amount of light striking the cell capacitors is near the threshold voltage. Of course, a darker area of the image will generate more logic 1s as output than logic 0s, and a lighter area will generate more logic 0s. By averaging these outputs over a number of scans, the appropriate shade

of gray can be produced in a composite image representation.

The Micro D-Cam may not contain a mechanical shutter, but its electronic equivalent is easily controlled by sending the appropriate commands to the control circuitry. The Optic RAM's sensitivity to light varies according to the electrical voltages present on it, allowing for precise continuous control of the Micro D-Cam's exposure values.

Ease of Use

Hooking up the Micro D-Cam to a computer is easy. The unit's control circuitry provides all the requisite timing signals and circuitry to execute commands received from the computer. The Micro D-Cam automatically sequences the Optic RAM so that each image-sensing cell is accessed and the appropriate video information transmitted to the computer for display or processing.

The Micro D-Cam uses a C-mount lens (the type commonly used in 16-millimeter movie cameras and small television cameras) with variable focus. The lens I chose was designed for viewing objects from a distance of at least 18 inches (45 cm); from this distance, the Micro D-Cam can distinguish characters of the size you are now reading. For viewing objects under greater magnification, you can insert a close-up adapter between the lens and its mount to extend the focal length of the lens. (See photo 2.)

The link between the computer and the Micro D-Cam is a TTL-(transistor-transistor logic) level serial interface. The external data-rate clock signal allows the computer to be synchronized to the Micro D-Cam, so the camera can operate at a speed of its own choosing.

Five lines run between the camera and the computer, carrying the transmit, receive, ground, and external clock signals and +5-V power. A general-purpose type-6850 ACIA (asynchronous communication interface

Editor's Note: Steve often refers to previous Circuit Cellar articles as reference material for each month's current article. Most of these past articles are available in reprint books from BYTE Books, McGraw-Hill Book Company, POB 400, Hightstown, NJ 08520.

Ciarcia's Circuit Cellar, Volume I covers articles that appeared in BYTE from September 1977 through November 1978. Ciarcia's Circuit Cellar, Volume II contains articles from December 1978 through June 1980. Ciarcia's Circuit Cellar, Volume III contains articles from July 1980 through December 1981.

adapter) buffered chip performs serial-to-parallel and parallel-to-serial data conversion, mating the Micro D-Cam's nonspecific circuitry to the host computer, as illustrated by the Apple II Plus in this article.

Hardware Details: Timing, Refreshing, and Interrupts

The timing-generator circuit (see figure 1), which generates the timing signals for the operation of the Micro D-Cam, contains a CMOS (complementary metal-oxide semiconductor) oscillator circuit that generates the fundamental clock rate. This signal is divided down to produce the frequencies for various possible output data rates and controlling the IS32. The data-rate-clock signals control the sequence of operation of the interrupt generator and the transmitter circuit.

The oscillator circuit emits a fundamental 4.9152-MHz signal, which is buffered by a type-74C04 inverter section (IC20a). This clock signal is divided again by a type-D flip-flop and brought out to a set of data-rate-selection jumper connections. IC26 divides the frequency by increasing powers of 2; these various subharmonic outputs lead to other

data-rate-selection jumpers. Jumper connections 5 through 8 select the data rate used in the transmitter and interrupt-generator circuit (figure 5 on page 28), while connections 1 through 4 are 16× clock signals used in the receiver circuit. The output of IC26's pin 7 drives the Optic RAM's timing circuitry, which generates the familiar RAS (row-address strobe), CAS (column-address strobe) and R/W (read/write) signals as used by most dynamic RAM chips.

When the camera is transmitting data from the Optic RAM, it is in the interrupt mode, and the CAS and R/W signals are provided to the Optic RAM. When the camera is not transmitting, the interrupt mode is off, and CAS and R/W are disabled; the active-high interrupt signal INT is low and its complement INT is high, so the output of the AND gate driving CAS remains high and the OR gate driving R/W remains low.

During an interrupt cycle, INT goes high and INT goes low, enabling CAS and R/W. The high state of RAS' (RAS-bar-prime) passes through a delay line consisting of two inverter sections (IC20d and f) and an R/C (resistance/capacitance) network,

and then, combined with INT through an AND gate (IC9c), causes CAS to go high. When this happens, the column address is latched into the Optic RAM. At this time the R/W signal is still high, so the value stored in the accessed pixel is read out. After another delay period, R/W goes low, writing a 1 bit into the accessed cell to restore its charge and make it again able to react to light. When RAS' returns low, the interrupt cycle is terminated and CAS and R/W are disabled.

Command-Receiver Circuit

The serial command line carries commands from the computer to the camera. This data enters the command-receiver section (figure 2) a single bit at a time and is assembled according to the following protocol. The first bit to arrive is the start bit, followed by 8 data bits and then the stop bit. The start bit enables operation of the input shift register and starts the shift-register clock, which is initially low. When the clock goes high, the start bit, always a high level, is latched into the first of eight data positions in the shift register. When the clock goes low, the first data bit arrives at the shift register's input.




Figure 2: The serial command line carries commands from the computer to the camera. The data enters the command-receiver section serially and is assembled by the shift register into a decodable word stored in the latch.

When the rising edge of the clock pulse is detected, the shift register moves the high start bit from position 1 to position 2 and shifts the first data bit from the shift register's input into position 1. As successive bits arrive, each one is shifted into the shift register when the rising edge of the clock pulse is detected.

When the start bit finally reaches position 8, the camera has received the entire command byte, so the first 6 data bits are transferred from the shift register into a latch (a 1-byte memory) called the *command register*. The clock is then disabled and the shift register cleared, leaving the 6 camera-command bits in the command register. The receiver is now ready to accept another command.

Address Registers

The address registers of the circuit (see figure 3) latch the row-address, column-address, and refresh pointers for the Optic RAM addressing. Address registers IC22 and IC16 hold the row and column addresses, respectively, while the third register, IC10, is the *refresh register*.

The first two registers are activated only when the camera is to fetch and

transmit a single bit of information from the Optic RAM. (This fetch operation is the interrupt cycle, which, as we saw before, is initiated by the INT signal going high.) The cycle starts on the occurrence of the falling edge of the $\overline{\text{RAS}}$ signal and ends on the next falling edge of $\overline{\text{RAS}}$. When the camera is not fetching in an interrupt cycle, the refresh register is active. This third address register

An unconventional dynamic-RAM manufacturer has recognized the light-sensing potential of its 64K-bit device.

continually increments the row-address value from 0 through to 255. Except during interrupts and exposures, this value passes through to the address lines of the IS32, performing a refresh operation. All three address registers have three-state outputs (that is, their outputs can assume a high-impedance condition, not driving the bus either high or low), and only one register is active

at any one time.

The selected register drives its data onto a common bus called the *present-address bus*. The present address passes through the descramble-and-soak circuitry (which will be discussed shortly) to the Optic RAM, where it is used to select a row or column. The present-address bus also connects to the address circuit, where a value of 0, 1, or 2 (depending upon software-selected options) is added to the present-address value. The resulting sum is driven out of the adder onto the *next-address bus*, which connects to the inputs of each of the address registers. The value on the next-address bus is latched into the selected address register, and then that register is disabled.

The array-selection circuit simply selects whether one or both of the IS32's cell arrays are to be used. If $\overline{\text{2ARRAY}}$ is high, the output of the OR gate (IC21, pin 11) is always high, and the row-register value (IC22) will never be less than 128, so only the second array (rows 128 to 255) will be addressed and transmitted. If $\overline{\text{2ARRAY}}$ is low, however, the OR gate will appear transparent and the value on the next-address-bus line D7




Figure 3: This section of the circuit latches the row-address, column-address, and refresh pointers for the Optic RAM addressing. Address registers IC22 and IC16 hold the row and column addresses, respectively, while the third register, IC10, is the refresh register.

will be driven onto IC22. This means all addresses from 0 to 255 will be selected and the values in both arrays will be transmitted.

Address Descramble and Array Soak

The internal circuitry in the Optic RAM scrambles the row and column-address values when accessing a cell. (After all, the IS32 chip was designed for use only as a memory device, not as an optical sensor.) But because element location is a critical issue in optical work, the address-descramble circuit (see figure 4, below) unscrambles the values into a new ad-

dress, which the Optic RAM decodes to access the desired pixel.

Charged with the task of transforming the data from the address registers into a new address, which the Optic RAM decodes to access the desired pixel, the descrambling circuit consists of two inverters, three exclusive-OR gates, and a multiplexer (IC11). The inverters and exclusive-ORs do the actual descrambling on the row and column addresses; the multiplexer selects between the descrambled row and column addresses at the appropriate times and transmits the address to the Optic RAM.

The multiplexer uses $\overline{\text{RAS}}$ to determine which address is selected. If $\overline{\text{RAS}}$ is low at the multiplexer's SELECT input (IC11, pin 1), the descrambled row addresses (on the B inputs) are selected. When $\overline{\text{RAS}}$ is low, the A inputs, or descrambled column-address inputs, are selected.

The purpose of the SOAK circuit is to prevent the refresh addresses from reaching the Optic RAM during the exposure cycles. (Remember, the Optic RAM is light-sensitive only when it is not being refreshed.) During periods when INT is inactive-low (with the refresh register therefore active) and SOAK is active-low, the




Figure 4: Consisting of two inverter sections, three exclusive-OR gates, and a multiplexer, the address-descrambling circuitry undoes the internal address scrambling done by the Optic RAM. The soak circuit makes the Optic RAM light-sensitive by depriving it of refresh cycles.




Figure 5: The circuitry for transmitting the pixel data to the host computer and for generating the interrupt states that allow data to be read from the pixels in the IS32.

output of NOR gate IC15d is high. This sets the multiplexer's enable input high and drives the multiplexer's outputs low. The high NOR-gate (IC15d) output also forces a low state at the inverter output IC18d, which forces the outputs of the four AND gates IC23a, b, c, and d low. These AND gates stand between the present-address bus and the IS32's four low-order address inputs. Thus, the Optic RAM's address inputs remain low, and the refresh function is performed on only address 0. When SOAK goes inactive-high, the multiplexer and AND-gate outputs are enabled and the refresh addresses reach the Optic RAM so that the entire chip is refreshed, making it insensitive to light.

Transmitter and Interrupt-Generator Circuit

This circuit, shown in figure 5, transmits the pixel data serially to the

host computer, inserting start and stop bits where appropriate, and generates the INT and INT signals for fetching the pixel information from the IS32.

At the heart of this circuit is the ripple counter, IC4, enabled when the

The output of the Micro D-Cam is a digital signal; it cannot be used to directly drive a composite-video monitor.

Micro D-Cam has been commanded to transmit data. It inhibits the interrupt generator when start and stop bits are being transmitted (preventing accessing of the Optic RAM) and enables the interrupt circuit when it is transmitting data. The transmitter's frequency is determined by the data-rate clock. During each clock cycle

only one start, stop, or data bit is transmitted.

The interrupt generator is enabled by both the ripple counter (IC4) and the data-rate clock, but the interrupt cycle itself is clocked by RAS. Because the purpose of the interrupt cycle is to fetch a single pixel for transmission, only one pixel can be transmitted on each clock cycle. The rising edge of the data-rate clock enables the interrupt circuit. The next falling edge of the RAS waveform initiates the interrupt cycle, causing a pixel to be read from the Optic RAM. The INT signal feeds back into the interrupt circuit, resetting the interrupt enable.

When RAS goes low again, the interrupt cycle is terminated. The next falling edge of the data-rate clock enables the interrupt circuit again (unless a start or stop bit is to be transmitted). Thus, only one pixel is transmitted during each data-rate-




Figure 6: The adder circuit allows the Micro D-Cam to keep track of the proper values for the row, column, and refresh registers.




Photo 3: The control circuitry for the Micro D-Cam image camera is shown here in prototype form mounted in an input/output slot in an Apple II Plus computer.




Photo 4: The IS32 Optic RAM, a 64K-bit dynamic memory device specially packaged with a quartz lid for optical use in image-sensing applications, is made by Micron Technology Inc., 2805 East Columbia Rd., Boise, ID 83706, (208) 383-4000.

clock cycle.

The WIDEPIX circuit is used to help compensate for the mismatch in aspect ratios of the Optic RAM and most computer graphics screens. The Optic RAM has a ratio of 2.5:1, compared with the 4:3 aspect ratio of most cathode-ray-tube (CRT) displays, and the pixels are not square. If the image data is displayed on a screen with an aspect ratio that close to 1:1, the image will appear to have been squeezed horizontally. The WIDEPIX circuit helps compensate for this by causing each pixel to be transmitted twice, doubling the width of the image. The circuit is enabled when the Micro D-Cam is transmitting and the WIDEPIX command line is high. This causes the flip-flop IC8a's output to toggle on every data-rate-clock cycle. This flip-flop inhibits the interrupt cycle on alternate data-rate clock cycles. During data-rate-clock cycles in which the interrupt is inhibited, the pixel from the previous interrupt cycle is transmitted again.

The LINE and $\overline{\text{LINE}}$ signals indicate that the column-address register has reached terminal count, meaning that the last column has been scanned. These signals, when active, inhibit the occurrence of further interrupts during the transmission of the current byte so that the value of the last accessed data bit is repeated to fill out the bits in the byte. This guarantees that the next byte transmitted will start off with information from the next row, i.e., that no single byte will contain picture information from two rows. When the stop bit is to be transmitted, assertion of the LINE signal at one input of exclusive-OR gate IC5b causes an interrupt request, and assertion of $\overline{\text{LINE}}$ at the input of the NAND gate IC1b ensures that the interrupt flip-flop is enabled. This "dummy" interrupt is used to increment the row-address register. The pixel that is accessed during this cycle is blanked by the transmission of the stop bit.

Adder and End-of-Frame Circuit

The adder and end-of-frame section, shown in figure 6, adds the

Number	Type	+5V	GND	Number	Type	+5V	GND
IC1	74C00	14	7	IC17	IS32	16	8
IC2	74C08	14	7	IC18	4069	14	7
IC3	74C83	5	12	IC19	74C174	16	8
IC4	4017	16	8	IC20	4069	14	7
IC5	74C86	14	7	IC21	74C32	14	7
IC6	74C74	14	7	IC22	74C374	20	10
IC7	74C04	14	7	IC23	74C08	14	7
IC8	74C74	14	7	IC24	74C74	14	7
IC9	74C08	14	7	IC25	74LS161	16	8
IC10	74C374	20	10	IC26	4040	16	8
IC11	74C157	16	8	IC27	74C83	5	12
IC12	74C86	14	7	IC28	74C00	14	7
IC13	74C164	14	7	IC29	74C74	14	7
IC14	74LS74	14	7	IC30	MC6850	12	1
IC15	74C02	14	7	IC31	74LS245	20	10
IC16	74C374	20	10				

Table 2: Power wiring for integrated circuits in the Micro D-Cam.

proper increments to the row, column, and refresh registers and generates signals indicating end-of-frame (EOF) in the Optic RAM.

When any one of the address registers drives a value onto the present-address bus, the adder circuit receives this value, adds a 0, 1, or 2 to it (depending on the control inputs RAS, LINE, ALTBIT and INT), and places the sum onto the next-address bus. When the refresh register is active, the INT line causes a 1 to be added each cycle. During interrupt cycles, the row and column registers are active. The adder sequences these registers through the Optic RAM in a "column-fast" mode, i.e., the adder adds 0 to the row address and 1 to the column address until the end of the column (or end of the line) is reached. The adder then adds a 1 to both the row and column, thus incrementing the row register and resetting the column register to 0.

The ALTBIT input simply adds an extra 1 to the value on the present-address bus during interrupt cycles; thus the row and column registers are incremented by a total of 2 rather than 1.

Control and Use

The software routines that control the Micro D-Cam are menu-driven. While the camera is running, several real-time commands are available to alter the operation of the camera from frame to frame. The real-time options are displayed on the screen.

When the camera is first turned on, you start the image-gathering process by selecting one of the options from the menu offered by the software, which I'll discuss in detail next month. If everything is working properly, an image of what the Micro D-Cam is seeing is shown on the computer's video-display screen. If the display screen remains dark, the exposure interval may be insufficient; this situation may be remedied by increasing the exposure time. If the exposure time is excessive, the screen will be white. This situation may be remedied by decreasing the exposure time or changing the aperture on the lens. Eventually, a clear picture will




Figure 7: A diagram of the topology and pinout configuration of the IS32 Optic RAM (not to scale). Each of the two cell regions, visible through the quartz package lid, contains a 128-by 256-cell array.

appear on the computer's screen as you reach the proper adjustments.

Next Month:

In part 2, we'll look at the software you'll need to read the Micro D-Cam's images, including a complete listing for the Apple II Plus, and I'll explain the computer interface and how the Micro D-Cam communicates with its user. ■

Steve Ciarcia (POB 582, Glastonbury, CT 06033) is an electronics engineer and computer consultant with experience in process control, digital design, nuclear instrumentation, product development, and marketing. In addition to writing for BYTE, he has published several books.

Special thanks to Carl Baker and Jim Herrud of Micron Technology for their contributions to this project.

To receive a complete list of Ciarcia's Circuit Cellar project kits, circle 100 on the reader service inquiry card at the back of the magazine.

The following items are available from:
The Micromint Inc.

561 Willow Ave.
Cedarhurst, NY 11596
(800) 645-3479 (for orders)
(516) 374-6793 (for information)

1. Complete Micro D-Cam unit including interface card, extension cable, IS32 Optic RAM, lens, remote housing, operators manual, and utility software. Specify Apple II (Plus or E), or IBM Personal Computer.
Assembled and tested \$295
2. Same as Item 1 except in kit form. Specify Apple II or IBM Personal Computer version.
Complete kit \$260
3. IS32 Optic RAM sold separately
IS32 each \$42
4. RS-232C-interfaced Micro D-Cam for general use. Call for price and delivery.

Please add \$4 shipping and insurance in continental United States, \$20 overseas. New York residents please include 7 percent sales tax.