

Chapter 3

Digital Logic Structures

Based on slides © McGraw-Hill
Additional material © 2004/2005 Lewis/Martin

Transistor: Building Block of Computers

Microprocessors contain millions of transistors

- Intel Pentium 4 (2000): **48 million**
- IBM PowerPC 750FX (2002): **38 million**
- IBM/Apple PowerPC G5 (2003): **58 million**

Logically, each transistor acts as a switch

Combined to implement logic functions

- AND, OR, NOT

Combined to build higher-level structures

- Adder, multiplexer, decoder, register, ...

Combined to build processor

- LC-3

CSE 240

3-2


How do we represent data in a computer?

At the lowest level, a computer has electronic “plumbing”

- Operates by controlling the flow of electrons

Easy to recognize two conditions:

1. Presence of a voltage – we’ll call this state “1”
2. Absence of a voltage – we’ll call this state “0”



Computer use transistors as switches to manipulate bits

- Before transistors: tubes, electro-mechanical relays (pre 1950s)
- Mechanical adders (punch cards, gears) as far back as mid-1600s

Before describing transistors, we present an analogy...

CSE 240

3-3


A Transistor Analogy: Computing with Air

Use air pressure to encode values

- High pressure represents a “1” (blow)
- Low pressure represents a “0” (suck)

Valve can allow or disallow the flow of air


- Two types of valves



CSE 240

3-4


Pressure Inverter



CSE 240

3-5


Pressure Inverter (Low to High)



CSE 240

3-6


Pressure Inverter



CSE 240

3-7

Pressure Inverter (High to Low)



CSE 240

3-8

Analogy Explained

Pressure differential → electrical potential (voltage)

- Air molecules → electrons
- High pressure → high voltage
- Low pressure → low voltage

Air flow → electrical current

- Pipes → wires
- Air only flows from high to low pressure
- Electrons only flow from high to low voltage
- Flow only occurs when changing from 1 to 0 or 0 to 1

Valve → transistor

- The transistor: one of the century's most important inventions

CSE 240

3-9


Transistors as Switches

Two types

- N-type
- P-type

Properties


- Solid state (no moving parts)
- Reliable (low failure rate)
- Small (90nm channel length)
- Fast (<0.1ns switch latency)



CSE 240

3-10

MOS + FET



(cross-section view of a MOSFET)

MOS: three materials needed to make a transistor

- **Metal** (Al, W, Cu): conductor
- **Oxide** (SiO_2): insulator
- **Semiconductor** (doped Si): conducts under certain conditions

FET: field effect (the mechanism) transistor

- Voltage on gate: current flows source to drain (transistor on)
- No voltage on gate: no current (transistor off)


Recall, two types of MOSFET: n and p

CSE 240

3-11

N-type MOS Transistor

- When Gate has **positive** voltage, short circuit between #1 and #2 (switch **closed**)
- When Gate has **zero** voltage, open circuit between #1 and #2 (switch **open**)




CSE 240

3-12

P-type MOS Transistor

P-type is **complementary** to n-type


- When Gate has **positive** voltage, open circuit between #1 and #2 (switch **open**)
- When Gate has **zero** voltage, short circuit between #1 and #2 (switch **closed**)



CSE 240


3-13

Inverter (NOT Gate)



Truth table

In	Out
0	1
1	0



CSE 240

3-14

CMOS Circuit

Inverter is an example of **Complementary MOS (CMOS)**

Uses both **n-type** and **p-type** MOS transistors



- p-type**
 - Attached to **POWER** (high voltage)
 - Pulls output voltage **UP** when input is zero
- n-type**
 - Attached to **GROUND** (low voltage)
 - Pulls output voltage **DOWN** when input is one

For all inputs, make sure that output is either connected to **GROUND** or to **POWER**, but not both! (why?)

CSE 240

3-15

NAND Gate (NOT-AND)




A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

CSE 240 Note: Parallel structure on top, serial on bottom.

3-16

AND Gate





A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

Add inverter to NAND.

CSE 240

3-17

NOR Gate (NOT-OR)




A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

CSE 240 Note: Serial structure on top, parallel on bottom.

3-18

OR Gate



A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

Add inverter to NOR.

CSE 240

3-19


Basic Gates

From Now On... Gates

- Covered transistors mostly so that you know they exist
- Note: "Logic Gate" not related to "Gate" of transistors

Will study implementation in terms of gates

- Circuits that implement Boolean functions



More complicated gates from transistors possible

- XOR, Multiple-input AND-OR-Invert (AOI) gates

CSE 240

3-20


More than 2 Inputs?

AND/OR can take any number of inputs

- AND = 1 if all inputs are 1
- OR = 1 if any input is 1
- Similar for NAND/NOR

Implementation

- Multiple two-input gates or single CMOS circuit




CSE 240

3-21

Visual Shorthand for Multi-bit Gates

Use a cross-hatch mark to group wires

- Example: calculate the AND of a pair of 4-bit numbers
- A_3 is "high-order" or "most-significant" bit
- If "A" is 1000, then $A_3 = 1$, $A_2 = 0$, $A_1 = 0$, $A_0 = 0$




CSE 240

3-22

Shorthand for Inverting Signals

Invert a signal by adding either

- A bubble before/after a gate
- A "bar" over letter




CSE 240

3-23

Logical Completeness

AND, OR, NOT can implement ANY truth table



CSE 240

3-24

Logical Completeness via PLAs

Any truth table as a Programmable Logic Array (PLA)

- Traditionally a grid of AND and OR gates
- Configurable by removing wires

Single-output custom PLA (as on previous slide):

- One AND gate per row with "1" in output in truth table
- Maximum number of AND gates: 2^n for n inputs
- One OR gate

Multiple-output custom PLA:

- Build multiple single-output PLAs
- Share AND gates "in common"
- One OR gate per output column in truth table

CSE 240


3-25

DeMorgan's Law


Converting AND to OR (with some help from NOT)

Consider the following gate:

*To convert AND to OR
(or vice versa),
invert inputs and output.*

$$\overline{A \text{ AND } B} = A \text{ OR } B$$


A	B	A	B	A AND B	$\overline{A \text{ AND } B}$
0	0	1	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	0	0	0	1



Why might this be useful?

CSE 240

3-26

Summary

MOS transistors are used as switches to implement logic functions

- n-type: connect to GROUND, turn on (with 1) to pull down to 0
- p-type: connect to POWER, turn on (with 0) to pull up to 1

Basic gates: NOT, NOR, NAND

- Logic functions are usually expressed with AND, OR, and NOT
- Universal: any truth table to simple gates (via a PLA)

DeMorgan's Law

- Convert AND to OR (and vice versa) by inverting inputs/output

CSE 240

3-27

Next Time

Lecture

- Combinational Logic Circuits

Reading

- Chapter 3.3

Quiz

- Online (as always)

Upcoming

- HW2 due next Friday

CSE 240

3-28

Chapter 3

Digital Logic Structures

Based on slides © McGraw-Hill
Additional material © 2004/2005 Lewis/Martin

AND, OR, NOT Gates: What Good Are They?

Last time:

- Transistors and gates
- Can implement any logical function using gates (using PLAs)

Today:

- We'll use gates to create some building blocks of a processor
- One goal: automate binary arithmetic from Chapter 2
- Continuing on our bottom-up journey

Next time:

- Storing bits (memory)
- Circuits with "state"


CSE 240

3-30

Incrementer

Let's create an incrementer

- Input: **A** (as a 16-bit 2's complement integer)
- Output: **A+1** (also as a 16-bit 2's complement integer)



Approach #1 (impractical):

- Use PLA-like techniques to implement circuit
- Problem: 2^{16} or 65536 rows, 16 output columns
- In theory, possible; in practice, intractable

Approach#2 (pragmatic):

- Create a 1-bit incrementer circuit
- Replicate it 16 times

CSE 240



3-31

One-bit Incrementer

Implement a single-column of an incrementer

```

00001011
+00000001
-----
00001100
  
```





CSE 240


3-32

Aside: XOR

A_n	C_{in}	S_n	C_{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



XOR




CSE 240

3-33

N-bit Incrementer

Chain N 1-bit incrementers together




CSE 240

3-34

N-bit Incrementer, continued

How do we handle the least-significant bit?



CSE 240

3-35

Adder

Conceptually similar to an incrementer

- Build a one-bit slice, replicate n times




CSE 240

3-36

One-bit Adder

Add two bits and carry-in
produce one-bit sum and carry-out



A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



CSE 240

3-37

N-bit Adder



CarryOut: useful for
detecting overflow

CarryIn: assumed to
be zero if not present

CSE 240

3-38

Aside: Efficient Adders

Full disclosure:

- Our adder: Ripple-carry adder
- **No one (sane) actually uses ripple-carry adders**
- Why? way too slow
- Latency proportional to n

We can do better

- Many ways to create adders with latency proportional to $\log_2(n)$
- In theory: constant latency (build a big PLA)
- In practice: too much hardware, too many high-degree gates
- "Constant factor" matters, too
- More on this topic in CSE371

CSE 240


3-39

Subtractor


Build a subtractor from an adder

- Calculate $A - B = A + -B$
- Negate B
- Recall $-B = \text{NOT}(B) + 1$

Approach#1:



Approach#2:



Now, let's create an adder/subtractor

CSE 240


3-40

...But First, The Multiplexer (MUX)

Selector/Chooser of signals


- Multi-way switch

2-to-1 Mux



CSE 240

4-to-1 Mux



3-41


The Multiplexer (MUX)

In general

- N select bits chooses from 2^N inputs
- An incredibly useful building block

Multi-bit muxes

- Can switch an entire "bus" or group of signals
- Switch n-bits with n muxes with the same select bits




CSE 240


3-42

Adder/Subtractor - Approach #1


Adder



Subtractor



Adder/Subtractor




CSE 240


3-43

Adder/Subtractor - Approach #2


Adder



Subtractor



Adder/Subtractor



CSE 240

3-44

Ok, So We Can Add and Subtract

Other arithmetic operations similar

- Even floating point operations

We can calculate; but we can't remember

- Next time: **storage and memory**
- After that: simple “state machines”
- After that: a simple processor

Remember: Readings, Quizzes, and Homework

- We'll return Homework 1 on Wednesday
- Homework 2 due Friday

CSE 240

3-45

Chapter 3

Digital Logic Structures

Based on slides © McGraw-Hill
Additional material © 2004/2005 Lewis/Martin

Combinational vs. Sequential Logic

Combinational Circuit

- Always gives the same output for a given set of inputs
 - For example, adder always generates sum and carry, regardless of previous inputs

Sequential Circuit

- Stores information
- Output depends on stored information (state) plus input
 - Given input might produce different outputs, depending on stored information
- *Example*: ticket counter
 - Advances when you push the button
 - Output depends on previous state
- Useful for building “memory” elements and “state machines”

CSE 240

3-47

Storage - Cross-Coupled Inverters

Cross-coupled inverters (INV) gates

- Holds value Q and Q' (Q' is the same as \overline{Q})



- **Read**: get value from either Q or Q'

Maintains its “state”, but how do we change the state?

- **Write**: Option #1: put opposite values on Q and Q' simultaneously
 - Requires “analog” overdriving of Q and Q'


CSE 240

3-48


Storage - NANDs

Option #2: "Digital" alternative for changing state

Write: change Q to one



Write: change Q to zero




CSE 240

3-49

Storage - Cross-Coupled NANDs (R-S Latch)

Write either a zero or one

- When S=1 and R=1, "quiescent" state; maintains value



- When S=0 and R=1, state changes to one ("set")
- When S=1 and R=0, state changes to zero ("reset" or "clear")




CSE 240

3-50

Storage - Cross-Coupled NANDs (R-S Latch)

What happens with S=0 and R=0?

- Short answer: bad things
- Long answer: value stored will depend on timing on circuit



- Does S or R go to one first?
 - If they change at the same time?
 - Oscillation or meta-stability can result
- Let's make sure this can never happen...

CSE 240

3-51


Gated D-Latch

Add logic to an R-S latch

- Create a better interface

Two inputs: D (data) and WE (write enable)

- When **WE = 1**, latch is set to **value of D**
 - $S = \text{NOT}(D)$, $R = D$
- When **WE = 0**, latch continues to hold **previous value**
 - $S = R = 1$
- Does not allow S=0, R=0 case to occur




CSE 240

3-52

Register

A register stores a multi-bit value

- A collection of D-latches, controlled by a common WE
- When WE=1, n-bit value D is written to register




Aside: More on Representing Multi-bit Values

Number bits from right (0) to left (n-1)

- Just a convention -- could be left to right, but must be consistent

Use brackets to denote range:


D[l:r] denotes bit l to bit r, from *left to right*



May also see A<14:9>


- Especially in hardware block diagrams.

CSE 240



3-54

Let's Try to Build a Counter



How quickly will this count?

- Timing dependent

Will it even work?

- Probably not
- D-latches are "transparent"
 - Allows next input to immediately flow to output
 - Outputs will never be "stable"


CSE 240

3-55

What's Missing? The Clock

A **clock** controls when registers are "updated"

- Oscillating global signal with fixed period
- Typical clock frequencies today: a couple of gigahertz




- Corresponds to <1 nanosecond between one rise and the next
- Generated on-chip by special circuitry (for example, oscillating ring of inverters)

CSE 240

3-56

Let's Try Again: a Counter



Solves half the problem

- Controls the rate of updates

Remaining problem


- When clock=1, same problem
- D-latches are still transparent

CSE 240

3-57

Example of Incorrect Operation

Initial state: 010_2




CSE 240

3-58

Example of Incorrect Operation

Set WE (Write Enable) to 1




CSE 240

3-59

Example of Incorrect Operation

D latches write new value: 011_2

Goal: 100_2




CSE 240

3-60

Example of Incorrect Operation

Incrementer calculates 1st bit




CSE 240

3-61

Example of Incorrect Operation

Incrementer calculates 2nd bit, 1st bit latched




CSE 240

3-62

Example of Incorrect Operation

Incrementer calculates 3rd bit, 2nd bit latched,
1st bit re-calculated




CSE 240

3-63

Example of Incorrect Operation

1st and 3rd bits latched
value is: 101_2 (not the desired 100_2)




CSE 240

3-64

Correct Operation

Additional D-latches, WE is NOT(Clock) and Clock
Initial state: 010_2




CSE 240

3-65

Correct Operation

Clock switches to 1, 2nd latch WE = 1




CSE 240

3-66

Correct Operation

D latches write new value: 011_2
Goal: 100_2




CSE 240

3-67

Correct Operation

Incrementer begins calculation




CSE 240

3-68

Correct Operation

Incrementer calculates 2nd bit,
First bit not written to latch




CSE 240

3-69

Correct Operation

Incrementer calculates 3rd bit,
1st, 2nd bits not written to latch




CSE 240

3-70

Correct Operation

Correct value ready to latch (100_2), circuit quiescent




CSE 240

3-71

Correct Operation

Clock changes to 0




CSE 240

3-72

Correct Operation

2nd set of latches write correct value, circuit **quiescent**




CSE 240

3-73

Correct Operation

Clock changes back to 1, next increment begins




CSE 240

3-74

D Flip-Flop (or master-slave flip-flop)

D Flip-Flop is a pair of D latches

- Stupid name, but it stuck
- Isolate *next* state from *current* state




Two phases:

- Clock = 1, Clock = 0

CSE 240

3-75

D Flip-Flop - WE = 0




When WE = 0

- Latch 1: writing disabled (output is stable Q_{inter})
- Latch 2: writing enabled ($Q = Q_{inter}$)

CSE 240

3-76

D Flip-Flop - Phase 1




Phase 1

- Clock = 1
- Latch 1: writing disabled (output is stable Q_{inter})
- Latch 2: writing enabled ($Q = Q_{inter}$)

CSE 240

3-77

D Flip-Flop - Phase 2



Phase 2

- Clock = 0
- Latch 1: writing enabled ($Q_{inter} = D$)
- Latch 2: writing disabled (output is stable Q)

Back to Phase 1


- Q becomes Q_{inter}

CSE 240

3-78


Working Counter

Use a clocked register (made of D flip-flops)



More simply

- If WE = 1 assumed if WE is not present



Use WE input for conditional counter (stop watch)

CSE 240

3-79


Memory

Now that we know how to store bits, we can build a memory – a logical k by m array of stored bits

Address Space:
number of locations
(usually a power of 2)

$k = 2^n$
locations


Addressability:
number of bits per location
(e.g., byte-addressable)



CSE 240

3-80

Memory Interface




CSE 240

3-81

2^2 by 3-bit memory

Read operation




CSE 240

3-82

2^2 by 3-bit memory

Write operation




CSE 240

3-83

The Decoder

n inputs, 2^n outputs


- Exactly one output is 1 for each possible input pattern



CSE 240

3-84


2² by 3-bit memory - Multiple "Ports" Independent Read/Write



CSE 240

3-85


2² by 3-bit memory - Multiple Read Ports



CSE 240

3-86

An Efficient 2² by 3-bit Memory - Single Port



CSE 240

3-87

More Memory Details

This is still not the way actual memory is implemented

- Real mem: Fewer transistors, much more dense, relies on analog properties

But the logical structure is similar

- Address decoder
- Word select line, word write enable
- Bit line

Two basic kinds of **RAM** (Random Access Memory)

Static RAM (SRAM)

- Fast, maintains data as long as power applied

Dynamic RAM (DRAM)

- Slower but denser, bit storage decays – must be periodically refreshed

CSE 240


Also, non-volatile memories: ROM, PROM, flash, ...

3-88

State Machine

Another type of sequential circuit

- Combines combinational logic with storage
- “Remembers” state, and changes output (and state) based on **inputs** and **current state**



CSE 240

3-89

Combinational vs. Sequential

Two types of “combination” locks



Combinational

Success depends only on the **values**, not the order in which they are set.

Sequential

Success depends on the **sequence** of values (e.g., R-13, L-22, R-3).

CSE 240

3-90

State

The **state** of system is **snapshot of all relevant elements** of system at moment snapshot is taken

Examples

- The state of a basketball game can be represented by the scoreboard
 - Number of points, time remaining, possession, etc.
- The state of a tic-tac-toe game can be represented by the placement of X's and O's on the board (and turn)

CSE 240

3-91

State of Sequential Lock

Our lock example has four different states, labeled A-D:


- A:** The lock is **not open**, and no relevant operations have been performed
- B:** The lock is **not open**, and the user has completed the **R-13** operation
- C:** The lock is **not open**, and the user has completed **R-13**, followed by **L-22**
- D:** The lock is **open**

CSE 240

3-92

Sequential Lock State Diagram

Shows **states** and **actions** that cause a **transition** between states



CSE 240

3-93

Finite State Machine

A description of a system with the following components:

1. A finite number of **states**
2. A finite number of external **inputs**
3. A finite number of external **outputs**
4. An explicit specification of all **state transitions**
5. An explicit specification of what determines each external **output value**

Often described by a state diagram

- Inputs trigger state transitions
- Outputs are associated with each state (or with each transition)

CSE 240

3-94


Implementing a Finite State Machine

Combinational logic

- Determine outputs and next state.

Storage elements

- Maintain state representation.



CSE 240

3-95

Storage

Master-slave flip-flop stores one state bit

Number of storage elements (flip-flops)

- Determined by number of states (and representation of states)

Examples

- Sequential lock
 - Four states – two bits
- Basketball scoreboard
 - 8 bits for each score, 5 bits for minutes, 6 bits for seconds, 1 bit for possession arrow, 1 bit for half, ...


CSE 240

3-96

Complete Example

A blinking traffic sign


- No lights on
- 1 & 2 on
- 1, 2, 3, & 4 on
- 1, 2, 3, 4, & 5 on
- (repeat as long as switch is turned on)



CSE 240

3-97

Traffic Sign State Diagram




CSE 240

Transition on each clock cycle.

3-98

Traffic Sign State Diagram: State 00




CSE 240

Transition on each clock cycle.

3-99

Traffic Sign State Diagram: State 01




CSE 240

Transition on each clock cycle.

3-100

Traffic Sign State Diagram: State 10




CSE 240

Transition on each clock cycle.

3-101

Traffic Sign State Diagram: State 11




CSE 240

Transition on each clock cycle.

3-102

Traffic Sign State Diagram: State 00



CSE 240

Transition on each clock cycle.

3-103

Traffic Sign Truth Tables

Outputs
(depend only on state: S_1S_0)

S_1	S_0	Z	Y	X
0	0	0	0	0
0	1	1	0	0
1	0	1	1	0
1	1	1	1	1

Next State: $S_1'S_0'$
(depend on state and input)

In	S_1	S_0	S_1'	S_0'
0	X	X	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0


Don't care
(1 or 0)

Whenever In=0, next state is 00.

CSE 240

3-104

Traffic Sign Logic




CSE 240

3-105

Programmable State Machines

What if we want to change the pattern of the sign?

- An alternative state machine implementation
- Use a memory indexed by state number




CSE 240

3-106

Programmable State Machines

Change to a two-state pattern:

- All off
 - All on
- State: 00 State: 10 State: 00



CSE 240

3-107

From Logic to Data Path

The data path of a computer is all the logic used to process information.

- See the data path of the LC-3 on next slide

Combinational Logic

- Decoders -- convert instructions into control signals
- Multiplexers -- select inputs and outputs
- ALU (Arithmetic and Logic Unit) -- operations on data

Sequential Logic

- State machine -- coordinate control signals and data movement
- Registers and latches -- storage elements

CSE 240


3-108

LC-3 Data Path

Combinational Logic

Storage

State Machine



CSE 240

3-109

Looking Forward...

We've touched upon basic digital logic

- Transistors
- Gates
- Storage (latches, flip-flops, memory)
- State machines

Build some simple circuits

- Incrementer, adder, subtracter, adder/subtractor
- Counter (consisting of register and incrementer)
- Hard-coded traffic sign state machine
- Programmable traffic sign state machine

Up next: a computer as a (simple?) state machine

CSE 240

3-110

Next Time

Topic

- The von Neumann Model

Readings

- Chapter 4.0 - 4.2

Online quiz

- You know the drill!

CSE 240

3-111