

CIRCUITS: INTRODUCTION

- Some electronics
- From Boolean algebra to circuits

TAKING INTO ACCOUNT POWER (1)





Voltage has to be considered with a lot of attention because power P verifies:

$$P = \alpha C V^2 f$$

C: circuit capacitance

V: Supply voltage

f: Frequency;

Furthermore $f = \gamma V$.

Therefore Power varies as a cubic function of Voltage.

High voltage has three corollaries:

- High power therefore hot chips requiring specific cooling system
- High energy consumption therefore shorter battery life
- High frequencies (overclocking ©)

n-type MOS TRANSISTOR (+)





MOS = Metal Oxide Semiconductor


two types: n-type and p-type


n-type

when Gate has positive voltage (Logical 1), short circuit between #1 and #2 (switch closed)

when Gate has zero voltage (Logical 0), open circuit between #1 and #2 Gate = 1

(switch open)






p-type MOS TRANSISTOR





when Gate has **positive** voltage (Logical 1) open circuit between #1 and #2 (switch open)


when Gate has **zero** voltage (Logical 0), short circuit between #1 and #2 (switch **closed**)





CMOS INVERTER GATE

















WARNING: the symbols used for the N Type and P Type transistors is different!!

CMOS NOR GATE BEHAVIOR (+)






0

INTEGRATED CIRCUIT LAYOUT OF A NOR GATE (+)








SOURCE OF THE DRAWINGS: http://www.quadibloc.com/comp/cp01.htm

BASIC CMOS GATES (+)








SOURCE OF THE DRAWINGS: https://learn.digilentinc.com/Documents/313

THE PHYSICAL LAYOUT OF A CMOS NAND 🕞








AND/OR/NOT STANDARD REPRESENTATION (+)














IEC AND




ANSI/MIL OR



IEC OR



ANSI/MIL NOT





IEC NOT


NAND/NOR/XOR/XNOR REPRESENTATIONS (+)

















IEC NAND

IEC NOR


IEC XOR

IEC XNOR

EUROPEAN, US AND GERMAN NORMS 😉








A PROPOSAL FOR EASY GATE DRAWING




Simply use rectangles and write inside the corresponding boolean function!! Non ambiguous and easy to draw.




AND IMPLEMENTATIONS USING NAND / NOR (+)







AND Using NAND gates




AND Using NOR gates

$$((a+a)' + (b+b)')' = (a'+b')' = ab$$


NAND (resp. NOR) USING NOR (resp. NAND) GATES (





NAND IMPLEMENTED USING NOR GATES

1 NAND NEEDS 4 NOR GATES



NOR IMPLEMENTED USING NAND GATES: 1 NOR NEEDS 4 NAND GATES

FROM TRUTH TABLES TO CIRCUITS (+)





- 1. Write the Boolean expression
- Make the Boolean expression simpler (minimal SOP)
- Draw as gates

Example:

a	b	С	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

MULTI-INPUT GATES






AND/OR can take any number of inputs.

AND = 1 if all inputs are 1, 0 otherwise: AND (a,b,c) = abc

OR = 1 if any input is 1, 0 otherwise OR(a,b,c) = a+b+c


This can be extended to NAND/NOR. This is directly derived from operators associativity

Can implement with multiple two-input gates, or with single CMOS circuit.



VARIOUS IMPLEMENTATIONS OF MULTI-INPUT (+)





REVISITING MORGAN'S LAWS





Standard form:
$$a'b' = (a + b)'$$
 $a' + b' = (ab)'$

Inverted:
$$a + b = (a'b')'$$
 $(ab) = (a' + b')'$

AND with complemented inputs ≡ NOR OR with complemented inputs ≡ NAND OR ≡ NAND with complemented inputs AND ≡ NOR with complemented inputs

pushing the bubble

CONVERTING TO USE NAND/NOR (2)






Example: AND/OR network to NOR/NOR


$$Z = ab+cd$$

$$= (a'+b')'+(c'+d')'$$

$$= \{[(a'+b')'+(c'+d')']'\}'$$

$$= \{[((a')'.(b')')+((c')')+(d')')]'\}'$$






TRANSFORMING SOP'S INTO A BUNCH OF NANDS (+)






AND/OR to NAND/NAND

On all wires, at both ends, add an inverter. At the input of the NAND gates, replace NOT by **NAND**





Acknowledgements





Some of these slides were inspired by slides developed by:

- University of Washington Computer Science & Engineering (CSE 370)
- Y.N. Patt (Univ of Texas Austin)
- S. J. Patel (Univ of Illinois Urbana Champaign)
- Walid A. Najjar (Univ California Riverside)
- Brian Linard (Univ California Riverside)
- G.T. Byrd (Univ North Carolina)