VHDL Language Review (Vivado)

VHDL Testbenches

Digilent Nexys-4 kit – basic I/O

LECTURE 2

IOULIIA SKLIAROVA

VHDL

<u>Very high speed integrated circuits <u>Hardware Description Language</u> (IEEE std 1076)</u>

- Modeling, simulation and synthesis of digital systems
- Allows to describe the behavior and structure of digital hardware

Vivado synthesis supports a synthesizable subset of:

- VHDL: IEEE Standard for VHDL Language (IEEE Std 1076-2002)
- VHDL 2008

0

Supported VHDL Data Types

- Predefined enumerated types
 - bit (std)
 - boolean (std)
 - std logic (std logic 1164)
 - ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-')
- User-defined enumerated types
 - type STATES is (START, IDLE, RUN);
- Bit vector types
 - std_logic_vector (std_logic_1164)
- Overloaded types
 - unsigned (numeric_std)
 - signed (numeric_std)
- Integer types (32 bits by default)
- Multi-dimensional array types (no restriction but limit to 3)
- Record types

VHDL Code Structure

```
library IEEE;
                                      Inclusion of libraries
use IEEE.STD LOGIC 1164.all;
entity (???) is
                                                              Is VHDL case-sensitive?
  port(sel : in std logic;
       input0 : in std logic;
                                     Entity - definition of
                                                             Identifiers are subject to
       input1 : in std logic;
                                        module interface
                                                             certain restrictions
       mOut : out std logic);
end ???;
architecture Equations of ??? is
                                                        Signal and constant
  signal s and0Out, s and1Out : std logic;
                                                              declarations
```

begin

Architecture - definition of module implementation

```
entity ??? is
            port(enable : in std logic;
                 inputs : in std logic vector (1 downto 0);
                 outputs : out std logic vector (3 downto 0));
          end ???;
          architecture Behavioral of ??? is
          begin
              process(enable, inputs)
              begin
                  if (enable = '0') then
                       outputs <= "0000";
                  else
                       if (inputs = "00")
                                               then
                                                         outputs <= "0001";
                       elsif (inputs = "01") then
                                                         outputs <= "0010";
                       elsif (inputs = "10") then
                                                         outputs <= "0100";
                                                         outputs <= "1000";
                       else
                       end if;
                  end if;
              end process;
          end Behavioral:
                         outputs_i
                                                  outputs_i_0
                                                                            outputs_i_1
              outputs i 2
                              O[3:0]
                                                        O[3:0]
                                                                                 0[3:0]
              S=default [1][3:0]
                                                                                            S=1'b0 I0[3:0]
                            RTL MUX
                                                      RTL_MUX
                                                                                           S=default [1][3:0]
                                                                                                             • outputs[3:0]
                                                                                RTL MUX
inputs[1:0]
                                                                                                     RTL_MUX
 enable
```

```
entity ??? is
 port(enable : in std logic;
       inputs : in std logic vector (1 downto 0);
       outputs : out std logic vector (3 downto 0));
end ???;
architecture Behavioral of ??? is
begin
    process(enable, inputs)
begin
    if (enable = '0') then outputs <= (others => '0');
    else
        case(inputs) is
             when "00" => outputs <= x"1";</pre>
             when "01" => outputs <= x"2";</pre>
             when "10" => outputs <= x"4";</pre>
             when others => outputs <= x"8";</pre>
        end case;
    end if;
end process;
                                                outputs i
                                                                            outputs i 0
end Behavioral;
                                V=B"0001", S=2'b00 [0[3:0]
                                                                     S=1'b0 I0[3:0]
                                                                                    O[3:0]
                                > outputs[3:0]
                                                      O[3:0]
                                                                   S=default | 11[3:0]
                                RTL_MUX
                                V=B"1000", S=default [3:0]
                                                    RTL MUX
                                               S[1:0]
            inputs[1:0]
               enable
```

```
entity ??? is
  port(reset : in std logic;
       clk : in std logic;
       enable : in std logic;
       dataIn : in std logic;
       dataOut : out std logic);
end ???;
architecture Behaviorall of ??? is
                                         architecture Behavioral2 of ??? is
                                         begin
begin
                                           process (clk)
  process(reset, clk)
  begin
                                           begin
    if (reset = '1') then
                                             if (rising edge(clk)) then
      dataOut <= '0';</pre>
                                               if (reset = '1') then
                                                 dataOut <= '0';</pre>
    elsif (rising edge(clk)) then
                                               elsif (enable = '1') then
      if (enable = '1') then
                                                 dataOut <= dataIn;</pre>
        dataOut <= dataIn;</pre>
                                               end if;
      end if:
    end if;
                                             end if;
  end process;
                                           end process;
end Behavioral1;
                                         end Behavioral2;
```

VHDL Module?

```
entity ??? is
  generic(N
               : positive := 8);
  port(reset : in std logic;
       clk
           : in std logic;
       enable : in std logic;
       dataIn : in std logic vector((N-1) downto 0);
       dataOut : out std logic vector((N-1) downto 0));
end ???;
architecture Behavioral of ??? is
begin
  process (clk)
  begin
    if (rising edge(clk)) then
      if (reset = '1') then
        dataOut <= (others => '0');
      elsif (enable = '1') then
        dataOut <= dataIn;</pre>
      end if;
    end if:
                                                               dataOut[7:0]
                                     enable
  end process;
                                    dataIn[7:0]
end Behavioral;
                                               RTL_REG_SYNC
```

```
entity ??? is
 port(clk : in std logic;
       loadEn : in std logic;
       dataIn : in std logic vector(7 downto 0);
       dirLeft : in std logic;
                  : out std logic vector(7 downto 0));
end ???:
architecture Behavioral of ??? is
  signal s register : std logic vector(7 downto 0);
begin
  process(clk)
  begin
    if (rising edge(clk)) then
      if (loadEn = '1') then
        s register <= dataIn;</pre>
      elsif (dirLeft = '1') then
         s register <= s register(6 downto 0) & '0';</pre>
      else
        s register <= '0' & s register(7 downto 1);</pre>
      end if:
                                                                                             dataOut[7:0]
    end if;
                                                     s_register_i
  end process;
                                                         RTL MUX
  dataOut <= s register;</pre>
                                      dirLeft -
                                                                                  s_register_reg[7:0]
                                        clk 🗅
                                                                     s_register_i_0
end Behavioral;
                                    dataIn[7:0]
                                                                         RTL MUX
                                      loadEn >
```

Hardware Inferred?

```
entity ??? is
    Port ( clk : in STD LOGIC;
           s in : in STD LOGIC;
                                                       s_sig1_reg
           s out1 : out STD LOGIC;
                                                                    RTL_REG
           s out2 : out STD LOGIC);
end ???;
architecture Behavioral of ??? is
    signal s sig1, s sig2 : std logic;
begin
process(clk)
                                             process(clk)
begin
                                             begin
                                                 if (rising edge(clk)) then
    if (rising edge(clk)) then
        s sig1 <= s in;
                                                       s sig2 <= s sig1;
                                                       s sig1 <= s in;
        s sig2 <= s sig1;
                                                 end if;
    end if;
end process;
                                             end process;
    s out1 <= s sig1;
    s out2 <= s sig2;
end Behavioral;
```

```
entity ??? is
  generic(K : positive := 4);
                                        Clock divider
  port(reset : in std logic;
                                        Modulo K free running counter
       clkIn : in std logic;
                                        clkOut <= '1' at the "middle" of the count
      clkOut : out std logic);
end ???;
                                        clkOut <= '0' at the end of the count
architecture Behavioral of ??? is
  signal s counter : natural;
                                                                   Assuming
begin
  process(clkIn)
                                                                 f_{clkln} = 50 MHz
  begin
    if rising edge(clkIn) then
                                                                                  K=5
                                                                  K=10
      if ((reset = '1') or (s counter = K - 1)) then
        clkOut. <= '0':
                                                                 f<sub>clkOut</sub>?
                                                                                 f<sub>clkOut</sub>?
        s counter <= 0;
                                                                              Duty cycle?
                                                               Duty cycle?
      else
        if (s counter = K/2 - 1) then
          clkOut <= '1';
        end if:
        s counter <= s counter + 1; Name
                                                   Value
                                                                   50.000 ns
                                                                         100.000 ns 150.000 ns 200.000
      end if:
                                        ₩ clkln
    end if:
                                                  0
                                        ₩ clkOut
  end process;
                                                            0 1 2 3 4 0 1 2
                                        s counter
end Behavioral:
```

Concurrent Statements

- Concurrent statements define logic that is inherently parallel.
- Concurrent statements are evaluated independently of the order in which they appear.
- Signals pass values between concurrent statements, much as wires connect components on a schematic.
- Concurrent statements include:
 - Signal assignments (simple, selected and conditional)
 - Process statements
 - Component instantiations
 - Generate statements
 - Procedure and function calls

Signal Assignments

Simple signal assignment:

```
a \le b and c;
```

Conditional signal assignment:

```
out <= in1 when s = '0' else in2;
```

Selected signal assignment:

```
with inputs select outputs <=
   x"1" when "00",
   x"2" when "01",
   x"4" when "10",
   x"8" when others;</pre>
```

Process Statements

A process includes **sequential statements**, so called because they are executed in sequence.

The process statement includes a **sensitivity list** - a list of signals to which the process is sensitive. When any of these signals changes value, the process resumes and executes the sequential statements.

After it has executed the last statement, the process suspends again.

Signals' values in a process are updates when the process suspends.

Sequential statements:

- if statements
- conditional assignments (VHDL-2008)
- case statements
- selected assignments (VHDL-2008)
- 0


Typical VHDL Process Template for a Combinational Component

process(<all inputs>)

begin


<assignments to signals/ports - outputs must be specified
for all combinations of input signals - even if don't care
(to avoid latches)>

end process;



Typical VHDL Process Template for a Sequential Component

```
process(<clock and asynchronous sets/resets>)
begin
   <test of asynchronous signals>
      <asynchronous assignments>
   <test of active clock edge>
      <test of synchronous signals>
         <synchronous assignments>
end process;
```



Components

You know how to write entity declarations and architecture bodies that describe the structure of a system.

Within an architecture body, we can write entity instantiation statements that describe instances of an entity and connect signals to the ports of the instances.

```
bit0 : entity work.d_ff(basic)
    port map (d0, int_clk, q0);
```

This simple approach to building a hierarchical design works well if we know in advance all the details of the entities we want to use.

However, that is not always the case, especially in a large design project.

Components are an alternative way of describing the hierarchical structure of a design that affords significantly more flexibility at the cost of a little more effort in managing the design.

Components

```
16 DEntity tutorial the Is
17 \(\hat{\text{e}}\) end tutorial tb;
18
19 Architecture behavior of tutorial tb Is
20 ⊡
         Component tutorial
                                                                 Component declaration:
21
         port (
             sw : in STD LOGIC VECTOR(7 downto 0);
                                                          specifies the external interface
22
             led : out STD LOGIC VECTOR(7 downto 0)
                                                              to the component in terms
23
24
             );
                                                           of generic constants and ports
25 🖹
         End Component;
26
         Signal switch : STD LOGIC VECTOR(7 downto 0) := X"00";
         Signal led out : STD LOGIC VECTOR(7 downto 0) := X"00";
28
29
         Signal led exp out : STD LOGIC VECTOR(7 downto 0) := X"00";
30
31
         Signal count int 2 : STD LOGIC VECTOR(7 downto 0) := X"00";
32
         procedure expected led (...
33 (+)
49
50
    begin
51 □
         uut: tutorial PORT MAP (
                                                               Component instantiation:
52
                 sw => switch,
                                                                  specifies a usage of the
53
                 led => led out
                                                                       module in a design
54 🗎
              );
```

Generate Statements

Generate statement is a concurrent statement containing further concurrent statements that are to be replicated during elaboration of a design.

Typical Specification Errors

When the value of a signal/port is not specified for one or more input combinations the synthesis tool infers a memory element for that signal/port (why?):

- Flip-flop
- Latch

This situation could be either absolutely Ok (for sequential circuits) or undesirable (for combinational circuits).

Typical Specification Errors

```
process(enable, dataIn)
begin
  if (enable = '1') then
    dataOut <= dataIn;</pre>
  end if;
end process;
 Sequential (latch)
process (clk)
begin
  if (clk'event and clk = '1') then
    dataOut <= dataIn;</pre>
  end if:
end process;
  Sequential (flip-flop)
```

```
process (decodIn)
begin
     if (decodIn(1) = '1') then
         validOut <= '1';</pre>
         encodOut <= "1";</pre>
    elsif (decodIn(0) = '1') then
         validOut <= '1';</pre>
         encodOut <= "0";</pre>
     else
         validOut <= '0';</pre>
         encodOut <= "-";
     end if:
end process;
```

Combinational (2:1 priority encoder) If the line encodOut<="-" is removed, the signal **encodOut** is not specified for decodIn="00", leading the tools to infer a latch for this signal!

Multiple Assignments to a Signal

If multiple assignments are made to a signal in a process, according to VHDL semantics, the last one prevails.

This facility permits to make code more compact.

```
process (decodIn)
begin
    validOut <= '1';</pre>
    if (decodIn(1) = '1') then
       encodOut <= "1";
    elsif (decodIn(0) = '1') then
       encodOut <= "0";
    else
        validOut <= '0';</pre>
        encodOut <= "-";
    end if;
end process;
```

However, only one concurrent statement may control a signal (exception: tri-state multi-driver signals).

Simulation in VHDL - Testbenches

COMBINATIONAL MODULES

Entity without ports

Architecture:

- Declaration of the UUT (Unit Under Test) in the declarative part of the architecture
- Declaration of signals to be connected to UUT ports in the declarative part of the architecture
- Instantiation of UUT in the architecture body
- Defining a process generating the simulation vectors over time
 - In more complex systems, more than one process can be used for this purpose

SEQUENTIAL MODULES

Entity without ports

Architecture:

- Declaration of the UUT (Unit Under Test) in the declarative part of the architecture
- Declaration of signals to be connected to UUT ports in the declarative part of the architecture
- Instantiation of UUT in the architecture body
- Defining a process for generating the clock signal
- Defining a process to apply the simulation vectors over time
 - In more complex systems, more than one process can be used for this purpose

VHDL Testbench Example (CS)

```
Value
                                                                 ,0.000 ns
                                      Name
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
                                       use IEEE.NUMERIC STD.ALL;
                                       led_out[7:0]
                                                    02
                                       <sup>™</sup> count_int_2[7:0]
                                                                   00
entity tutorial tb is
                                                     00
                                       sw[7:0]
end tutorial tb;
                                       Ied[7:0]
                                                    01
architecture behavior of tutorial tb is
          component tutorial
                      sw : in STD LOGIC VECTOR(7 downto 0);
          port (
                      led : out STD LOGIC VECTOR(7 downto 0));
          end component;
          signal switch : STD LOGIC VECTOR(7 downto 0) := X"00";
          signal led out : STD LOGIC VECTOR(7 downto 0) := X"00";
          signal count int 2 : unsigned(7 downto 0) := X"00";
begin
          uut: tutorial PORT MAP ( sw => switch,
                                      led => led out);
          comb process: process
          begin
                        wait for 50 ns;
                        switch <= std logic vector(count int 2);</pre>
                        wait for 10 ns;
                        count_int_2 <= count_int_2 + x"02";</pre>
          end process;
end behavior;
```

400.000 ns

0c

07

200.000 ns

07

06

01

06


VHDL Testbench Example (SS)

```
entity BinUDCntEnRst8Tb is
                                                    stim proc : process
end BinUDCntEnRst8Tb;
                                                      begin
                                                        s reset <= '1';
architecture Stimulus of BinUDCntEnRst8Tb is
                                                        s enable <= '0';
  signal s reset, s clk : std logic;
                                                        s upDown n <= '1';
  signal s enable, s upDown n : std logic;
                                                        wait for 325 ns;
  signal s cntOut : std logic vector(3 downto 0);
                                                        s reset <= '0';
  <BinUDCntEnRst4 component declaration>
                                                        wait for 25 ns;
                                          upDown n
                                          reset
begin
                                                        s enable <= '1';
  uut : BinUDCntEnRst4
                                                        wait for 925 ns;
       port map(reset => s reset,
                                                 4 cntOut
                                                        s enable <= '0';
                 clk => s clk,
                                                        wait for 375 ns;
                 enable => s enable,
                 upDown n \Rightarrow s upDown n,
                                                        s upDown n <= '0';
                 cntOut => s cntOut);
                                                        s enable <= '1';
                                                        wait for 975 ns;
  clock proc : process
 begin
                                                        s enable <= '0';
    s clk <= '0'; wait for 100 ns;
                                                        wait for 125 ns;
    s clk <= '1'; wait for 100 ns;
                                                      end process;
  end process;
                                                    end Stimulus;
```

Nexys-4 Development Board

- 16 user switches
- 16 user LEDs
- 2 tri-color LEDs
- 6 push buttons
- 100 MHz oscillator

0



FPGA: xc7a100Tcsg324-1

Nexys-4 Basic I/O

- 2 tri-color LEDs
- 16 slide switches
- 6 push buttons
- 16 individual LEDs


The five pushbuttons generate a low output when they are at rest, and a high output only when they are pressed.

The red pushbutton labeled "CPU RESET" generates a high output when at rest and a low output when pressed.

The CPU RESET button is intended to be used in Vitis designs to reset the processor, but you can also use it as a general purpose pushbutton.

Slide switches generate constant high or low inputs depending on their position.

The sixteen individual LEDs are anodeconnected to the FPGA via 330-ohm resistors, so they will turn on when a logic high voltage is applied to their respective I/O pin.



Tri-color LEDs


Each tri-color LED has three input signals that drive the cathodes of three smaller internal LEDs: one red, one blue, and one green.

Driving the signal corresponding to one of these colors high will illuminate the internal LED.

The input signals are driven by the FPGA through a transistor, which inverts the signals. Therefore, to light up the tri-color LED, the corresponding signals need to be driven high.

The tri-color LED will emit a color dependent on the combination of internal LEDs that are currently being illuminated.

Note: Driving any of the inputs to a steady logic '1' will result in the LED being illuminated at an uncomfortably bright level. You can avoid this by ensuring that none of the tricolor signals are driven with more than a 50% duty cycle.



Clock Oscillator

The Nexys-4 board includes a single **100MHz** crystal oscillator.

XDC:

The input clock can drive MMCMs or PLLs to generate clocks of various frequencies and with known phase relationships.


Xilinx offers the Clocking Wizard IP core to help users generate the different clocks required for a specific design.

Artix-7's **clock management tiles (CMT)** provide clock frequency synthesis, deskew, and jitter filtering functionality. CMTs, each containing one **mixed-mode clock manager (MMCM)** and one **phase-locked loop (PLL)**, reside in the CMT column next to the I/O column.

The FPGA xc7a100Tcsg324-1 includes 6 CMTs.

Project Example

Binary up 4-bit counter, updated with frequency of 1Hz, with display of the count value on the board's LEDs.



Final Remarks

At the end of this lecture you should be able to:

- Record the known synthesizable VHDL constructs
- Choose the correct coding style to describe simple combinational and sequential components
- Identify concurrent VHDL statements
- Declare and instantiate components
- Design and use VHDL test benches
- Avoid typical VHDL coding errors
- Create, synthesize, implement, analyze and test simple VHDL projects for Nexys-4 kit in Vivado

To do:

- Complete lab 2 exercises and test them on Nexys-4 kit
- Submit task 4 by March 21
- Decide about April 6