



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### ● 多周期CPU设计举例

#### 1. 根据指令功能设计数据通路

##### (1) 取指令操作, 列出部件关系表

$MEM \leftarrow PC, IR \leftarrow MEM, PC \leftarrow PC + 4, Z$

- 所需部件: PC、MEM、IR、ALU (完成PC增值)
- 部件之间数据输入输出关系如下表:


	PC	MEM		IR	ALU		Z	
		Address	MD		A	B		
Fetch	Z	PC		MD	PC	4	ALU	



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

	PC	MEM		IR	ALU		Z	
		Address	MD		A	B		
Fetch	Z	PC		MD	PC	4	ALU	





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### 列出部件关系表

#### (2) Addu rd,rs,rt ; $rd \leftarrow rs + rt$

- 所需部件: Regfile、ALU、Z
- 部件之间数据输入输出关系如下表:


	PC	MEM		IR	ALU		Z	RegFile			
		Address	MD		A	B		Rd			
Fetch	Z	PC		MD	PC	4	ALU				
Addu					Rs	Rt	ALU	Z			



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

	PC	MEM		IR	ALU		Z	RegFile			
		Address	MD		A	B		Rd			
Fetch	Z	PC		MD	PC	4	ALU				
Addu					Rs	Rt	ALU	Z			





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### (3) Subu rd,rs,rt ; $rd \leftarrow rs - rt$


- 所需部件: Regfile、ALU、Z
- 部件之间数据输入输出关系如下表:

	PC	MEM		IR	ALU		Z	RegFile			
		Address	MD		A	B		Rd			
Fetch	Z	PC		MD	PC	4	ALU				
Addu					Rs	Rt	ALU	Z			
Subu					Rs	Rt	ALU	Z			



## 5.7 多周期CPU设计

	PC	MEM		IR	ALU		Z	RegFile			
		Address	MD		A	B		Rd			
Fetch	Z	PC		MD	PC	4	ALU				
Addu					Rs	Rt	ALU	Z			
Subu					Rs	Rt	ALU	Z			





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### (4) Ori rt,rs,imm16 ;rt $\leftarrow$ rs $\vee$ ext.imm16


- 所需部件: Regfile、ALU、Ext16、Z
- 部件之间数据输入输出关系如下表:

	PC	MEM		IR	ALU		Z	RegFile	Ext16			
		Address	MD		A	B		Rd				
Fetch	Z	PC		MD	PC	4	ALU					
Addu					Rs	Rt	ALU	Z				
Subu					Rs	Rt	ALU	Z				
Ori					Rs	Ext16	ALU	Z	imm16			



# 5.7 多周期CPU设计

	PC	MEM		IR	ALU		Z	RegFile	Ext16					
		Address	MD		A	B		Rd						
Fetch	Z	PC		MD	PC	4	ALU							
Addu			31 26 25 21 20 16 15 0											
Subu			Ori(001101)		rs	rt	imm16							
Ori					Rs	Ext16	ALU	Z	imm16					







百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### (5) Sll rd,rt,sa ;rd $\leftarrow$ rt左移sa位


- 所需部件: Regfile、ALU、Z、Ext5
- 部件之间数据输入输出关系如下表:

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5		
		Address	MD		A	B		Rd				
Fetch	Z	PC		MD	PC	4	ALU					
Addu					Rs	Rt	ALU	Z				
Subu					Rs	Rt	ALU	Z				
Ori					Rs	Ext16	ALU	Z	imm16			
Sll					Ext5	Rt	ALU	Z		IR(Sa)		



# 5.7 多周期CPU设计

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5		
		Address	MD		A	B		Rd				
Fetch	Z	PC		MD	PC	4	ALU					
Addu			31 26 25	21 20	16 15	11 10	6 5	0				
Subu			SII(000000)		00000	rt	rd	sa	000000			
Ori					Rs	Ext16	ALU	Z	imm16			
Sll					Ext5	Rt	ALU	Z		IR(Sa)		





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计


### (6) Beq rs,rt,offset ;

$rs=rt, PC \leftarrow PC + \text{Sign\_ext}(\text{offset} || 0^2)$  否则  $PC \leftarrow PC + 4$

- 所需部件: PC、Regfile、ALU、Ext18、Z
- 部件之间数据输入输出关系如下表:

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18	
		Address	MD		A	B		Rd				
Fetch	Z	PC		MD	PC	4	ALU					
Addu					Rs	Rt	ALU	Z				
Subu					Rs	Rt	ALU	Z				
Ori					Rs	Ext16	ALU	Z	imm16			
Sll					Ext5	Rt	ALU	Z		IR(Sa)		
Beq	Z				PC	Ext18	ALU				Offset	

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18	
		Address	MD		A	B		Rd				
Fetch	Z	PC		MD	PC	4	ALU					
Addu			31 26 25	21 20	16 15	0						
Subu			Beq(000100)		rs	rt	offset					
Ori					Rs	Ext16	ALU	Z	imm16			
Sll					Ext5	Rt	ALU	Z		IR(Sa)		
Beq	Z				PC	Ext18	ALU				Offset	





## 5.7 多周期CPU设计


J target ;

$$PC \leftarrow PC_{31-28} || instr\_index || 0^2$$

- 所需部件：PC、||
- 部件之间数据输入输出关系如下表：

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18		
		Address	MD		A	B		Rd				A	B
Fetch	Z	PC		MD	PC	4	ALU						
Addu					Rs	Rt	ALU	Z					
Subu					Rs	Rt	ALU	Z					
Ori					Rs	Ext16	ALU	Z	imm16				
Sll					Ext5	Rt	ALU	Z		IR(Sa)			
Beq	Z				PC	Ext18	ALU				Offset		
J												PC 31-28	IR 25-0

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18			
		Address	MD		A	B		Rd				A	B	
Fetch	Z	PC		MD	PC	4	ALU							
Addu					Rs	Rt	ALU	Z						
Subu					Rs	Rt	ALU	Z						
Ori			31	26	25							0		
Sll			J(000010)		instr_index									
Beq	Z				PC	Ext18	ALU				Offset			
J												PC 31-28	IR 25-0	





## 5.7 多周期CPU设计


百年同济  
TONGJI UNIVERSITY

(8) **Lw rt,offset(base) ;** $rt \leftarrow [rs + \text{Sign\_ext\_offset}]$

- 所需部件：MEM、Regfile、ALU、Z、Ext16
- 部件之间数据输入输出关系如下表：

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18		
		Address	MD		A	B		Rd				A	B
Fetch	Z	PC		MD	PC	4	ALU						
Addu					Rs	Rt	ALU	Z					
Subu					Rs	Rt	ALU	Z					
Ori					Rs	Ext16	ALU	Z	imm16				
Sll					Ext5	Rt	ALU	Z		IR(Sa)			
Beq	Z				PC	Ext18	ALU				Offset		
J												PC 31-28	IR 25-0
Lw		Z			Rs	Ext16	ALU	MD	Offset				

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18		
		Address	MD		A	B		Rd				A	B
Fetch	Z	PC		MD	PC	4	ALU						
Addu					Rs	Rt	ALU	Z					
Subu					Rs	Rt	ALU	Z					
Ori					Rs	Ext16	ALU	Z	imm16				
Sll					Rs	Rt	ALU	Z					
<div> <div>31</div> <div>26 25</div> <div>21 20</div> <div>16 15</div> <div>0</div> </div>													
Beq	Z				Lw(100011)	base	rt		offset				
J												PC 31-28	IR 25-0
Lw		Z			Rs	Ext16	ALU	MD	Offset				







百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计


(9) Sw rt,offset(base);[base+Sign\_ext\_offset]←rt

所需部件: MEM、Regfile、ALU、Z、Ext16

● 部件之间数据输入输出关系如下表:

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18		
		Address	MD		A	B		Rd				A	B
Fetch	Z	PC		MD	PC	4	ALU						
Addu					Rs	Rt	ALU	Z					
Subu					Rs	Rt	ALU	Z					
Ori					Rs	Ext16	ALU	Z	imm16				
Sll					Ext5	Rt	ALU	Z		IR(Sa)			
Beq	Z				PC	Ext18	ALU				Offset		
J												PC 31-28	IR 25-0
Lw		Z			Rs	Ext16	ALU	MD	Offset				
Sw		Z	Rt		Rs	Ext16	ALU		Offset				

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18		
		Address	MD		A	B		Rd				A	B
Fetch	Z	PC		MD	PC	4	ALU						
Addu					Rs	Rt	ALU	Z					
Subu					Rs	Rt	ALU	Z					
Ori					Rs	Ext16	ALU	Z	imm16				
Sll					Ext5	Rt	ALU	Z		IR(Sa)			
Beq	Z		31	26 25	21 20	16 15					0		
J			Sw(101011)		base		rt		offset			PC 31-28	IR 25-0
Lw		Z			Rs	Ext16	ALU	MD	Offset				
Sw		Z	Rt		Rs	Ext16	ALU		Offset				





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计


### 如何构成8条指令的数据通路?

	PC	MEM		IR	ALU		Z	RegFile	Ext16	Ext5	Ext18		
		Address	MD		A	B		Rd				A	B
Fetch	Z	PC		MD	PC	4	ALU						
Addu					Rs	Rt	ALU	Z					
Subu					Rs	Rt	ALU	Z					
Ori					Rs	Ext16	ALU	Z	imm16				
Sll					Ext5	Rt	ALU	Z		IR(Sa)			
Beq	Z				PC	Ext18	ALU				Offset		
J												PC 31-28	IR 25-0
Lw		Z			Rs	Ext16	ALU	MD	Offset				
Sw		Z	Rt		Rs	Ext16	ALU		Offset				



百年同济

## 5.7 多周期CPU设计








百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计




### 2. 绘制指令流程图





百年同济  
TONGJI UNIVERSITY



## 5.7 多周期CPU设计





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### 3.编排指令操作时间表

依据各条机器指令的操作流程图将每条指令执行所需的控制信号填入下表。




假设：ALU控制如下表。

	ALUC2	ALUC1	ALUC0
Add	0	0	0
Sub	0	0	1
Ori	0	1	0
Sll	0	1	1









	Addu				
	T1	T2	T3	T4	T5
PCout	1	0	0	0	Null
M2	0	0	0	0	
M_R	1	0	0	0	
IRin	1	0	0	0	
PCin	0	1	0	0	
Rsc4-0			IR25-21		
Rtc4-0			IR20-16		
Rs_R	0	0	1	0	
Rt_R	0	0	1	0	
M3_1	0	0	1	0	
M3_0	1	0	0	0	
M4_1	1	0	0	0	
M4_0	1	0	0	0	
ALUC2	0	0	0	0	
ALUC1	0	0	0	0	
ALUC0	0	0	0	0	
Zin	1	0	1	0	
Zout	0	1	0	1	
M5	0	0	0	0	
Rdc4-0				IR15-11	
Rd_W	0	0	0	1	
M_W	0	0	0	0	
M1	0	1	0	0	






	Subu				
	T1	T2	T3	T4	T5
PCout	1	0	0	0	Null
M2	0	0	0	0	
M_R	1	0	0	0	
IRin	1	0	0	0	
PCin	0	1	0	0	
Rsc4-0			IR25-21		
Rtc4-0			IR20-16		
Rs_R	0	0	1	0	
Rt_R	0	0	1	0	
M3_1	0	0	1	0	
M3_0	1	0	0	0	
M4_1	1	0	0	0	
M4_0	1	0	1	0	
ALUC2	0	0	0	0	
ALUC1	0	0	0	0	
ALUC0	0	0	1	0	
Zin	1	0	1	0	
Zout	0	1	0	1	
M5	0	0	0	0	
Rdc4-0				IR15-11	
Rd_W	0	0	0	1	
M_W	0	0	0	0	
M1	0	1	0	0	





	Ori				
	T1	T2	T3	T4	T5
PCout	1	0	0	0	Null
M2	0	0	0	0	
M_R	1	0	0	0	
IRin	1	0	0	0	
PCin	0	1	0	0	
Rsc4-0			IR25-21		
Rtc4-0					
Rs_R	0	0	1	0	
Rt_R	0	0	0	0	
M3_1	0	0	1	0	
M3_0	1	0	0	0	
M4_1	1	0	0	0	
M4_0	1	0	1	0	
ALUC2	0	0	0	0	
ALUC1	0	0	1	0	
ALUC0	0	0	0	0	
Zin	1	0	1	0	
Zout	0	1	0	1	
M5	0	0	0	0	
Rdc4-0				IR20-16	
Rd_W	0	0	0	1	
M_W	0	0	0	0	
M1	0	1	0	0	



	SII				
	T1	T2	T3	T4	T5
PCout	1	0	0	0	Null
M2	0	0	0	0	
M_R	1	0	0	0	
IRin	1	0	0	0	
PCin	0	1	0	0	
Rsc4-0					
Rtc4-0			IR20-16		
Rs_R	0	0	0	0	
Rt_R	0	0	1	0	
M3_1	0	0	0	0	
M3_0	1	0	0	0	
M4_1	1	0	0	0	
M4_0	1	0	0	0	
ALUC2	0	0	0	0	
ALUC1	0	0	1	0	
ALUC0	0	0	1	0	
Zin	1	0	1	0	
Zout	0	1	0	1	
M5	0	0	0	0	
Rdc4-0				IR15-11	
Rd_W	0	0	0	1	
M_W	0	0	0	0	
M1	0	1	0	0	




	Beq (Z=1)				
	T1	T2	T3	T4	T5
PCout	1	0	0	1	0
M2	0	0	0	0	0
M_R	1	0	0	0	0
IRin	1	0	0	0	0
PCin	0	1	0	0	1
Rsc4-0			IR25-21		
Rtc4-0			IR20-16		
Rs_R	0	0	1	0	0
Rt_R	0	0	1	0	0
M3_1	0	0	1	0	0
M3_0	1	0	0	1	0
M4_1	1	0	0	1	0
M4_0	1	0	0	0	0
ALUC2	0	0	0	0	0
ALUC1	0	0	0	0	0
ALUC0	0	0	1	0	0
Zin	1	0	0	1	0
Zout	0	1	0	0	1
M5	0	0	0	0	0
Rdc4-0					
Rd_W	0	0	0	0	0
M_W	0	0	0	0	0
M1	0	1	0	0	1






	Lw				
	T1	T2	T3	T4	T5
PCout	1	0	0	0	Null
M2	0	0	0	1	
M_R	1	0	0	1	
IRin	1	0	0	0	
PCin	0	1	0	0	
Rsc4-0			IR25-21		
Rtc4-0					
Rs_R	0	0	1	0	
Rt_R	0	0	0	0	
M3_1	0	0	1	0	
M3_0	1	0	0	0	
M4_1	1	0	0	0	
M4_0	1	0	1	0	
ALUC2	0	0	0	0	
ALUC1	0	0	0	0	
ALUC0	0	0	0	0	
Zin	1	0	1	0	
Zout	0	1	0	1	
M5	0	0	0	1	
Rdc4-0				IR20-16	
Rd_W	0	0	0	1	
M_W	0	0	0	0	
M1	0	1	0	0	





	Sw				
	T1	T2	T3	T4	T5
PCout	1	0	0	0	Null
M2	0	0	0	1	
M_R	1	0	0	0	
IRin	1	0	0	0	
PCin	0	1	0	0	
Rsc4-0			IR25-21		
Rtc4-0				IR20-16	
Rs_R	0	0	1	0	
Rt_R	0	0	0	1	
M3_1	0	0	1	0	
M3_0	1	0	0	0	
M4_1	1	0	0	0	
M4_0	1	0	1	0	
ALUC2	0	0	0	0	
ALUC1	0	0	0	0	
ALUC0	0	0	0	0	
Zin	1	0	1	0	
Zout	0	1	0	1	
M5	0	0	0	0	
Rdc4-0					
Rd_W	0	0	0	0	
M_W	0	0	0	1	
M1	0	1	0	0	



	Addu					Subu			Ori			Sll			Beq			J			Lw			Sw		
	T1	T2	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5
PCout	1	0	0	0	Null	0	0	Null	0	0	Null	0	0	Null	0	1	0	1	Null	Null	0	0	Null	0	0	Null
M2	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	1		0	1	
M_R	1	0	0	0		0	0		0	0		0	0		0	0	0	0			0	1		0	0	
IRin	1	0	0	0		0	0		0	0		0	0		0	0	0	0			0	0		0	0	
PCin	0	1	0	0		0	0		0	0		0	0		0	0	1	1			0	0		0	0	
Rsc4-0			IR25-21			IR25-21			IR25-21						IR25-21						IR25-21			IR25-21		
Rtc4-0			IR20-16			IR20-16						IR20-16			IR20-16										IR20-16	
Rs_R	0	0	1	0		1	0		1	0		0	0		1	0	0	0			1	0		1	0	
Rt_R	0	0	1	0		1	0		0	0		1	0		1	0	0	0			0	0		0	1	
M3_1	0	0	1	0		1	0		1	0		0	0		1	0	0	0			1	0		1	0	
M3_0	1	0	0	0		0	0		0	0		0	0		0	1	0	0			0	0		0	0	
M4_1	1	0	0	0		0	0		0	0		0	0		0	1	0	0			0	0		0	0	
M4_0	1	0	0	0		0	0		1	0		0	0		0	0	0	0			1	0		1	0	
ALUC2	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	0		0	0	
ALUC1	0	0	0	0		0	0		1	0		1	0		0	0	0	0			0	0		0	0	
ALUC0	0	0	0	0		1	0		0	0		1	0		1	0	0	0			0	0		0	0	
Zin	1	0	1	0		1	0		1	0		1	0		0	1	0	0			1	0		1	0	
Zout	0	1	0	1		0	1		0	1		0	1		0	0	1	0			0	1		0	1	
M5	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	1		0	0	
Rdc4-0				IR15-11			IR15-11			IR20-16			IR15-11									IR20-16				
Rd_W	0	0	0	1		0	1		0	1		0	1		0	0	0	0			0	1		0	0	
M_W	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	0		0	1	
M1	0	1	0	0		0	0		0	0		0	0		0	0	1	0			0	0		0	0	



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计


---

**注意：Rdc的输入有两个来源，IM15-11和IM20-16，所以，在Rdc的输入端要加一个MUX6。**



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计



	Addu					Subu			Ori			Sll			Beq (Z=1)			J			Lw			Sw		
	T1	T2	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5	T3	T4	T5
PCout	1	0	0	0	Null	0	0	Null	0	0	Null	0	0	Null	0	1	0	1	Null	Null	0	0	Null	0	0	Null
M2	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	1		0	1	
M_R	1	0	0	0		0	0		0	0		0	0		0	0	0	0			0	1		0	0	
IRin	1	0	0	0		0	0		0	0		0	0		0	0	0	0			0	0		0	0	
PCin	0	1	0	0		0	0		0	0		0	0		0	0	1	1			0	0		0	0	
Rsc4-0			IR25-21			IR25-21			IR25-21						IR25-21						IR25-21			IR25-21		
Rtc4-0			IR20-16			IR20-16						IR20-16			IR20-16										IR20-16	
Rs_R	0	0	1	0		1	0		1	0		0	0		1	0	0	0			1	0		1	0	
Rt_R	0	0	1	0		1	0		0	0		1	0		1	0	0	0			0	0		0	1	
M3_1	0	0	1	0		1	0		1	0		0	0		1	0	0	0			1	0		1	0	
M3_0	1	0	0	0		0	0		0	0		0	0		0	1	0	0			0	0		0	0	
M4_1	1	0	0	0		0	0		0	0		0	0		0	1	0	0			0	0		0	0	
M4_0	1	0	0	0		0	0		1	0		0	0		0	0	0	0			1	0		1	0	
ALUC2	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	0		0	0	
ALUC1	0	0	0	0		0	0		1	0		1	0		0	0	0	0			0	0		0	0	
ALUC0	0	0	0	0		1	0		0	0		1	0		1	0	0	0			0	0		0	0	
Zin	1	0	1	0		1	0		1	0		1	0		0	1	0	0			1	0		1	0	
Zout	0	1	0	1		0	1		0	1		0	1		0	0	1	0			0	1		0	1	
M5	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	1		0	0	
Rdc4-0				IR15-11			IR15-11			IR20-16			IR15-11									IR20-16				
Rd_W	0	0	0	1		0	1		0	1		0	1		0	0	0	0			0	1		0	0	
M_W	0	0	0	0		0	0		0	0		0	0		0	0	0	0			0	0		0	1	
M1	0	1	0	0		0	0		0	0		0	0		0	0	1	0			0	0		0	0	
M6	0	0	0	0		0	0		0	1		0	0		0	0	0	0			0	1		0	0	



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### 4.进行微操作综合

**按照所有机器指令的操作时间表，把相同的微操作综合起来，得到每个微操作的逻辑表达式。本例共有24个控制信号。**

$$PC_{out} = T1 + T3J + T4Beq$$

$$M2 = T4(Lw + Sw)$$

$$M\_R = T1 + T4Lw$$

$$IR_{in} = T1$$



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

$$Rsc4-0=IR25-21$$

$$Rtc4-0=IR20-16$$

$$Rs\_R=T3(Addu+Subu+Ori+Beq+J)$$

$$Rt\_R=T3(Addu+Subu+Sll+Beq)+T4Sw$$

$$M3\_1=T3(Addu+Subu+Ori+Beq+Lw+Sw)$$

$$M3\_0=T1+T4Beq$$

$$M4\_1=T1+T4Beq$$

$$M4\_0=T1+T3(Ori+Lw+Sw)$$



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

$$ALUC2=0$$

$$ALUC1=T3(Ori+Sll)$$

$$ALUC0=T3(Subu+Sll+Beq)$$

$$Zin=T1+T3(Addu+Subu+Ori+Sll+Lw+Sw)+T4Beq$$

$$Zout=T2+T4(Addu+Subu+Ori+Sll+Lw+Sw)+T5Beq$$

$$M5=T4Lw$$

$$Rdc4-0=IR15-11(Addu+Subu+Sll)+IR20-16(Ori+Lw)$$

$$Rd\_W=T4(Addu+Subu+Ori+Sll+Lw)$$





百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

---

$$M\_W = T4S_w$$

$$M1 = T2 + T5BeqZ$$


$$M6 = T4( Ori + Lw )$$



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计


### 5.构成微操作序列形成部件的组合逻辑网络





百年同济  
TONGJI UNIVERSITY


## 5.7 多周期CPU设计






百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计








百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### ● 多周期CPU的控制部件的状态转移图

以8条基础指令为例，从操作时间表中可以看到，跳转指令j用三个周期，条件转移指令beq用五个周期，其余指令addu、subu、ori、sll、Lw、Sw均用四个周期。五个状态分别有用T1、T2、T3、T4、T5表示，有限状态转移图如下图：






百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### ● 8条指令有限状态机状态转换表



当前状态	输入				下个状态
T	Addu、Subu、Ori、Sll、Lw、Sw	J	Beq	Z	T'
T1	X	X	X	X	T2
T2	X	X	X	X	T3
T3	0	0	1	0	T1
T3	0	0	1	1	T4
T3	0	1	0	0	T1
T3	1	0	0	0	T4
T4	1	X	0	X	T1
T4	0	X	1	X	T5
T5	X	X	X	X	T1



百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### ● 状态转换的逻辑表达式:

当前状态			输入				下个状态		
t2	t1	t0	Addu、Subu、Ori、Sll、Lw、Sw	J	Beq	Z	t2'	t1'	t0'
0	0	0	X	X	X	X	0	0	1
0	0	1	X	X	X	X	0	1	0
0	1	0	0	0	1	0	0	0	0
0	1	0	0	0	1	1	0	1	1
0	1	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	1	1
0	1	1	1	X	0	X	0	0	0
0	1	1	0	X	1	X	1	0	0
1	0	0	X	X	X	X	0	0	0

$$t0' = \overline{t2}\overline{t1}\overline{t0} + \overline{t2}t1\overline{t0}BeqZ + \overline{t2}t1\overline{t0}(Addu + Subu + Ori + Sll + Lw + Sw)$$

$$t1' = \overline{t2}\overline{t1}t0 + \overline{t2}t1\overline{t0}BeqZ + \overline{t2}t1\overline{t0}(Addu + Subu + Ori + Sll + Lw + Sw)$$

$$t2' = \overline{t2}t1t0Beq$$







百年同济  
TONGJI UNIVERSITY

## 5.7 多周期CPU设计

### ● 多周期CPU控制部件逻辑结构





8条指令多周期CPU逻辑图