
Problem #1 [25 pts]

Consider the following piece of code executing on a 5-stage pipeline and the MIPS FP pipeline shown below:

- Branch is predicted not taken and BNEZ is taken.
- Contention for the WB stage is resolved in the ID stage.
- There is no other forwarding besides the normal forwarding and bypassing hardware (not shown).

Clearly show and explain the timing of this instruction sequence (one iteration of the loop plus the L.D instruction for the next iteration).

L.D F2, 0(Rx) MUL.D F2, F0, F2 Loop: ADD.D F8, F0, F2 L.D F4, 0(Ry) ADD.D F4, F0, F4 ADD.D F10, F8, F2 F4, 0(Ry) DADDI Rx, Rx, #8 DADDI Ry, Ry, #8 DSUB R20, R4, Rx BNEZ R20, Loop



														C	lock	Сус	le										-000			
Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
L.D F2,0(Rx)	F	a	E	M	W	4																	-							
MUL.D F2,F0,F2		F	D	5	F	E	E	E	E	F	F	M	W	1																
ADD.D F8,F0,F2			F	5	D	5	5	5	3	5	5	E	E	E	E	M	w	V												
L.D F4,0(Ry)		0			F	3	5	5	5	5	5	D	F		W	V										100				
ADD.D F4,F0,F4						1						F	D	5	E	E	E	E	M	W	1									
ADD.D F10,F8,F2													F	5	D	E	E	E	E	M	w	~								
S.D F4,0(Ry)								3 /					- 7		F	D	5	5	5	5	E	M	W	1						
DADDI Rx,Rx,#8																F	5	5	5	5	D	-	-	w	2					
DADDI Ry,Ry,#8											- C	10		-A	10.7	-					E	D	E	M	w	-				
DSUB R20,R4,Rx													150									F	D	E	M	W				
BNEZ R20,Loop														-			-					<u> </u>	F	D	Š	45	E	M	W	1
L.D F2,0(Rx)																							-	F	3		D	6	F	1

- . LD F2, O(Rx) and MULD F2, F0, F2 is a LD followed by immedite use, so MULD must still to wait for LD to formed
- · Still propayales, ADD.D F8,50,52 mol weit until MULD on forward from M-7E
- · LO F4, O(Ry) and ADDID F4, F0, F4 is a LO followed by immediate use, or ADDID most still to wait for LO to forward


 · still propagates, SD most bait until ADDID F4, F0, F4 can formand from WB-> EX
- · BNEZ starts to weit & DSUB to forward R20 to register file
- · BNEZ forwards BTA in MEM implying that LD cannot be fetched until cycle 29

Problem #2 [25 pts]

Consider the following example code where load-branch forwarding benefits on the datapath shown below.

LD R4, 0(R2) BNEZ R4, Loop

- (a) Show and explain why the datapath with the normal forwarding or bypassing (not shown) and the ability to handle the problem of load followed by immediate use would not properly execute the above code sequence.
- (b) Make the necessary modifications to the datapath shown below with normal forwarding or bypassing (not shown) to allow the code above to run with minimal stalling and show the execution timing for the modified design. Clearly explain your design.



LD R4, O(R2) FDEMW
BNEZ R4, Loop FDSSEMW


The BNEZ muss stell, with normal forwarding and type assing, to wait for LD to write R4 to the register file

b) To minimize the # stalls we must add a forwarding line from the MEM stage (when O(P2) is known) to the Zero comparter in the EX stage

LD RY, O(RZ) F D E MW

BNEZ RY, Loop F D S E MW

oddress call.
of load



Consider the following code segment within a loop body:

if (aa==2)
 aa=0;
if (bb==2)
 bb=0;
if (aa!=bb) {

Here is the equivalent MIPS code assuming aa and bb are assigned to registers R1 and R2, respectively.

```
DADDIU
              R3, R1,#-2
   BNEZ
              R3, L1
                             ; branch b1 (aa!=2)
   DADD
              R1, R0, R0
                             ; aa=0
L1: DADDIU
              R3, R2, #-2
   BNEZ
              R3, L2
                             ; branch b2 (bb!=2)
   DADD
              R2, R0, R0
                             ; bb=0
L2: DSUBU
              R3,R1,R2
                             ; R3=aa-bb
   BEQZ
                             ; branch b3 (aa=bb)
              R3, L3
```


Assume that the following list of 8 values of aa and bb are to be processed:

			ite	ratio	n			
value	0	1	2	3	4	5	6	7
aa	0	2	0	2	0	2	0	2
bb	1	2	1	2	1	2	1	2

(a) Suppose 2-bit BPBs are used to predict the execution of the three branches in this loop. 2-bit BPBs flips when they are wrong two consecutive times and consist of four states: strongly not taken (sNT), weakly not taken (wNT), strongly taken (sT), and weakly taken (wT). Show the trace of predictions and the actual outcome of branches b1, b2, and b3 in the table shown below. Assume the initial value of the 2-bit predictor is sNT. What are the prediction accuracies for b1, b2, and b3. What is the overall prediction accuracy?

	0,1	2,2	0,1	2.2	0,1	2,2	0,1	2,2	11.7
b1 predicted	sNT	UNT	171/2	WNT	sut	WNT	JUL	WNT	61 = 4/8
b1 actual	×T	NT	×T	NT	×T	NT	×T	NT	b2 = 4/8
b2 predicted	sNT	TUN	Tyc	LINT	SMT	UNT	TNO	WNT	63: 4/8
b2 actual	×T	М	<u>×</u> T	NT	XT	NT	×T	NT	total = 12/4 = 50%
b3 predicted	sNT	SNT	LNT	SNT	WNT	THE	LNT	SNT	
b3 actual	NT	×T	NT	XT	NT	×T	NT	*I	

(b) Suppose a two-level (2, 2) branch prediction is used predict the execution of the three branches in this loop. That is, in addition to the 2-bit predictor, a 2-bit global register (g) is used. Assume the 2-bit predictors are initialized to sNT and g is initialized to NT, NT, with the LSB representing the most recent branch outcome. Therefore, initial predictions, g, and their meaning are given below



if (a a = 2)

a a = 0

if (bb = 2)

if (a = 1 = bb) {

Problem #3 (cont.)

Show the trace of predictions and updated g values for branches b1, b2, and b3 in the table shown below. What are the prediction accuracies for b1, b2, and b3? What is the overall prediction accuracy?

g=NT	NT	1/				/	
aa,bb	b1 prediction	_g	b2 prediction	g V	b3 prediction	g V	
0,1	sNT/sNT, sNT/sNT	NT, TX	sNT/sNT, sNT/sNT	T, T x	sNT/sNT, sNT/sNT	T, NT	b1 = 5/F
2,2	WNT/SNT, SNT/SNT	NINT	SUT/LUT, NOT/CUT	NT,NT	SNT/SNT, SNT/SNT	NT, T X	62: 5/8
0,1	LNT GUT, SNT/SIVT	T, Γ_X	SNT/LNT, SUT/SNT	T,T x	WNT, SNT SNT /SNT	T, NT	63:6/8
2,2	WNT/LNT, SNT/SNT	NT, NT	sut/ent, sut/unt	NT NT	DNE/THE , THE/THE	NT,T X	Total = 18/4
0,1	INC/ TME, TMENT / TME	TITX	SNT/LNT, SNT/LNT	T, T_{x}	ST/INT, SNT/INT	T, NT	2
2,2	UNTIST: SNT/SNT	NT, NT	SNT/LNT, SNT/ST	NT,NT	TUSTUS, TUST TE	NT,T	130
0,1	LINT/ST, SNT/SNT			T,T	ST/SUT, SUT/SUT	T, NT	= 67%
2,2	UNT/ST, SNT/SNT	NT, NT	SNT/UNT, SNT/ST	NT,NT	STIINT , INT I, NT	NTT	

(c) Comment on the performance of 2-bit versus two-level predictors. That is, explain why one predictor performed better than the other.

The two-local predictor performed better than the 2-bit predictor because there is a correlation between 61, b2 and b3. That is, b3 is only taken when b1 and b2 not taken. Had the iterations been longer, the two-local predictor would have become the correct predictions much better, however a 17% improvement is still good.

22/25


Problem #4 [25 pts]


Consider the implementation of the Tomasulo's algorithm with Reorder Buffer (ROB) shown below. It consists of four stages: Issue, Execute, Writeback, and Commit. Simulate the execution of the following piece of code using Tomasulo's algorithm and show the content of the RS, ROB, and register file entries for each cycle (shown in the following page).

- An ROB entry contains three fields:
 - o Committed Yes (committed) and No (not committed)
 - o Dest destination register identifier
 - o Data value
- In addition to the Busy and Value fields, a register contains ROB # that indicates the ROB entry that will generate the result.
- In addition to Op, Busy, V_j, V_k, Q_j, and Q_k fields, a RS contains Dest field that indicates the ROB entry
 whether the result will be written to. (I left out the Busy field because of lack of space).

Assume the following: (1) Dual issue, writeback, and commit, i.e., two instructions can be issued, forwarded to the CDB, and committed per cycle; (2) add/sub latency is 1 cycle and multiply/divide latency is 2 cycles; (3) an instruction can begin execution in the same cycle that it is issued, assuming all dependencies are satisfied. Also, forwarded results are immediately available for use in the next cycle. Note that this code takes exactly 6 cycles to complete!

MUL.D F0,F2,F4 SUB.D F8,F6,F2 DIV.D F10,F0,F6 ADD.D F6,F8,F2





Cycle 6	0	3.7	0		D	17	^	37	_	C	omm	ited	Dete		ROB
Op Dest V _i	Q _i	V _k	Q_k	4	p Dest	V _i	$\frac{Q_i}{T}$	V _k	$\frac{Q_k}{1}$	0	У	Dest	Data 35	Busy	# Data
			\Box	5	\top		\top			1	Y	8	4.3	2	3.5
				-		Mı	ılt/Div			2/	T	10	4.49	4	10.0
										3	Y	6	8.79	6	8,79
										M.	,		۱ ۵	8	43
										n	red	24	Trail	10	4.49
										-	cy	le	to		
										1	C	m			