ECE 570 High-Performance Computer Architecture Solutions Set #1 Winter 2014

[25 pts]

1- Consider the following piece of code written using MIPS instruction set:

			Pipelined	Non-pipelined
Initialize:	DADD	R15, R0, R0	1	4
	DADDI	R17, R15, #404	1	4
Loop:	BEQ	R15, R17, Exit	1	3
	LW	R8, 2000(R15)	1	5
	DADD	R8, R8, R16	1	4
	SW	R8, 1500(R15)	1	4
	DADDI	R15, R15, 4	1	4
	J	Loop	1	3

Exit:

Determine how much faster it would be to run the above code on a 5-stage pipeline compared to a non-pipelined datapath. Ignoring the pipeline cold-start delay and each instruction in the pipelined datapath requires 1 cycle to execute. On the other hand, the number of cycles required to execute an instruction in the non-pipelined datapath is indicated above. Assume both datapaths are running at a clock rate of 250 MHz.

(a) What is the CPU time required to execute the above code in a pipeline datapath?

The initialization phase requires 3 cycles (DADD, DADDI, and BEQ). The body of the loop consists of 6 instructions (BEQ to J). Since each loop is incremented by 4 and the limit is 404, the loop is executed 101 times. Therefore, the total number of cycles required is 3+(6*101)=609 cycles. The CPU time is given as

CPUtime =
$$609 \text{ cycles} \times (250 \times 10^6 \text{ cycles/sec})^{-1} = 2.44 \times 10^{-6} \text{ sec}$$

(b) What is the average CPI for the above code running on the non-pipelined datapath?

Therefore,

$$CPI = \frac{101}{609} \times 5 + \frac{305}{609} \times 4 + \frac{203}{609} \times 3 = 3.83$$

(c) How much faster is the pipeline version compared to the non-pipelined version?

Since,

CPU time =
$$3.83$$
 cycles/inst. \times 609 insts. \times (250×10^6 cycles/sec)⁻¹ = 9.33×10^{-6} sec

pipelined version is 9.33/2.44 = 3.82 times faster.


[25 pts]

2- Consider the following two code examples where ALU-store forwarding will benefit on the datapath shown below.

Code 1 Code 2

DADDI R1, R1, #1 DADDI R1, R1, #1 SW R1, 0(R3) DSUB R4, R3, R2 SW R1, 0(R3)


- (a) Show and explain why the datapath with the normal forwarding or bypassing (not shown) would not properly execute the above code sequences.
- (b) Make the necessary modifications to the datapath shown below with normal forwarding or bypassing (not shown) to allow the code above to run with minimal stalling and show the execution timing for the modified design. Clearly explain your design.



(a) The current datapath with normal forwarding and bypassing can only forward from either MEM or WB to EX. Thus, it cannot forward an ALU result to the MEM stage, and thus it has to forward through the register file by appropriately stalling SW. That is

	1	2	3	4	5	6	7	8
DADDI R1, R1, #1	IF	ID	EX	MEM	WB			
SW R1, 0(R3)		IF	ID	stall	stall	EX	MEM	WB
	1	2	2	4	~	_	7	0
	1	2	3	4		6	/	8
DADDI R1, R1, #1	IF	ID	EX	MEM	WB	6		8
DADDI R1, R1, #1 DSUB R4, R3, R2	I IF	ID IF	EX ID	MEM EX	WB MEM	WB	1	<u>8</u>

(b) One way to solve this problem is to forward from the WB stage to the MEM stage by having a MUX at the input of Data Memory. This would solve the problem in example Code 1. In order to solve the problem in Code 2, Forwarding is performed from the MEM stage to the EX stage. These modifications are shown below.



Delay is not an issue since R1 is forwarded at the beginning of the WB stage to either the MEM stage or the EX stage. Thus, the forwarding can be done without additional stalls.


	1	2	3	4	5	6	7	8
DADDI R1, R1, #1	IF	ID	EX	MEM	WB			
SW R1, 0(R3)		IF	ID	EX	MEM	WB		
	1	2	3	4	5	6	7	8
DADDI R1, R1, #1	1 IF	ID	EX	4 MEM	WB	6	7	8
DADDI R1, R1, #1 DSUB R4, R3, R2	IF	ID IF	EX ID	MEM EX	WB MEM	6 WB	7	8

[25 pts]

- 3- Consider the following piece of code executing on a 5-stage pipeline and the MIPS FP pipeline shown below with the *normal forwarding and bypassing hardware* (not shown):
 - Branch is predicted not taken and BNEZ is taken.
 - Contention for the WB stage is resolved in the ID stage.
 - *There is ALU-store forwarding*, i.e., outputs from ALU can be forwarded from (beginning of) the WB stage to the input of the Data Memory in the MEM stage.
 - There is ALU-branch forwarding, i.e., the pipeline is appropriately stalled and the output of EX stage is forwarded from (beginning of) the MEM stage to the test for zero unit (i.e., "Zero?") in the ID stage.

Clearly show and explain the timing of this instruction sequence (one iteration of the loop plus the L.D instruction for the next iteration).

Loop:	L.D	FO,	0 (R	2)
	MUL.D	FO,	F0,	F4
	L.D	F2,	0 (R	3)
	ADD.D	F2,	F0,	F2
	S.D	F2,	0 (R	1)
	DADDUI	R2,	R2,	#8
	DADDUI	R3,	R3,	#8
	DSUBU	R5,	R4,	R2
	BNEZ	R5,	Loo	О



		Clock Cycle																												
Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
L.D F0,0(R2)	F	D	Е	M	W																									
MUL.D F0,F0,F4		F	D	(s)	Е	Е	Е	Е	Е	Е	E	M	W																	
L.D F2,0(R3)			F	s	D	Е	M	W																						
ADD.D F2,F0,F2					F	D	S	S	S	S	S,	E	Е	Е	Е	M	W													
S.D F2, 0(R1)						F	S	ß	Š	S	S	D	S	S	s	E	M	W				Brai	nch							
DADDUI R2,R2,#8												F	S	ş	S	Þ	Е	M	W			reso								
DADDUI R3,R3,#8														/		/ F	D	Е	M	W										
DSUBU R5,R4,R2			I														F	D	E	M	W									
BNEZ R5, Loop																		F	D/	S	Е	M	W							
L.D F0,0(R2)													/	,	/				F	D	F	(D)	Е	M	F					

Stall needed for loading of F0 followed by its immediate use

Since there is ALU-store forwarding, S.D need to be stalled until F2 can be forwarded from WB to MEM stages.

Stalled to forward

F0

Since there is branch forwarding, R5 can be forwarded from MEM to EX stages. Fetch resumes from the correct path

[25 pts]

4- (a) Consider the code sequence shown in Figure 2.35 of the text. What is the performance (in cycles per loop iteration) of the code? Assume a single pipeline machine with the following assumptions: (a) There are multiple FUs and results can be immediately forwarded from one execution unit to another, or to itself; (b) the only reason and execution pipeline would stall is to observe a true dependence.

Loop:	$LD(F2)0(Rx) \{1+3\}$	1
	<stall></stall>	2
	<stall></stall>	3
	<stall></stall>	4
	MULTD $(F2)$ F0, F2 $\{1 + 4\}$	5
	<stall></stall>	6
	<stall></stall>	7
	<stall></stall>	8
	<stall></stall>	9
	DIVD F8) F2, F0 {1 + 10}	10
	$LD(F4)0(Ry) \{1+3\}$	11
	<stall due="" latency="" ld="" to=""></stall>	12
	<stall due="" latency="" ld="" to=""></stall>	13
	<stall due="" latency="" ld="" to=""></stall>	14
	ADDD $(F4, F0, F4, \{1+2\})$	15
	<stall divd="" due="" latency="" to=""></stall>	16
	<pre><stall divd="" due="" latency="" to=""></stall></pre>	17
	ADDI Rx, Rx, #8 {1}	18
	SUB R20, R4, Rx {1}	19
	<pre><stall divd="" due="" latency="" to=""></stall></pre>	20
	SD F4, 0(Ry) 1+1}	21
		22
	ADDI By By #9 (1)	23
	ADDI Ry, Ry, #8 {1}	23
	BNZ R20, Loop {1 + 1}	
	<stall bnz="" due="" to=""></stall>	25

25 cycles per loop iteration

Here is one possible scheduling. In order to minimize the number of required cycles, the critical instructions (i.e., ones that have RAW dependencies) are scheduled first (indicated by red arrows) based on their required latencies. Thus, you should have something similar up until cycle 20. For cycles 21 and 22, it does not matter whether ADDD or SD is scheduled first. Then, the only instructions that are left are the two ADDIs, SUB, and BNZ. Incrementing of Rx and Ry by 8 can be done any time as long as it is after the usage of Rx and Ry, which happens to be after the first LD and SD, respectively. Thus, ADDI Ry,Ry,#8 is scheduled after SD with 1 cycles latency in between the two instructions, and ADDI Rx,Rx,#8 and SUB R20, R4, Rx together are scheduled somewhere between cycles 12-14 or 16-20. This resulted in 25 cycles per iteration.

(b) Consider a multiple issue design. Reorder the instructions to improve the performance of the code in Figure 2.35. What is the performance (in cycles per loop iteration) of the code? Assume the two-pipeline machine with the following assumption: (a) Each pipeline is capable of beginning execution of one instruction per cycle and enough fetch/decode bandwidth in the front-end so that it will not stall the executions: (b) results can be immediately forwarded from one execution unit to another, or to itself; and (c) the only reason and execution pipeline would stall is to observe a true dependence.

Execution pipe 0	Execution pipe 1	
Loop: LD $\{2,0(Rx)\}$ $\{1+3\}$	$LD(F4)0(Ry)\{1+3\}$	1
<stall for="" latency="" ld=""></stall>	<stall for="" latency="" ld=""></stall>	2
<stall for="" latency="" ld=""></stall>	<stall for="" latency="" ld=""></stall>	3
<stall for="" latency="" ld=""></stall>	<stall for="" latency="" ld=""></stall>	4
MULTD (52) (50) (50) (50) (50) (50) (50)	ADDD (4) F0, F4 $(1+2)$	5
<stall for="" latency="" multd=""></stall>	<stall addd="" for="" latency=""></stall>	6
<stall for="" latency="" multd=""></stall>	<stall addd="" for="" latency=""></stall>	7
<stall for="" latency="" multd=""></stall>	SD F4, 0(Ry)	8
<stall for="" latency="" multd=""></stall>	<nop></nop>	9
DIVD $(F8)$ F2, F0 $\{1 + 10\}$	<nop></nop>	10
<stall divd="" for="" latency=""></stall>	<nop></nop>	11
<stall divd="" for="" latency=""></stall>	<nop> #ops: 11</nop>	12
<stall divd="" for="" latency=""></stall>	<nop></nop>	13
<stall divd="" for="" latency=""></stall>	<nop></nop>	14
<stall divd="" for="" latency=""></stall>	<nop></nop>	15
<stall divd="" for="" latency=""></stall>	<nop></nop>	16
<stall divd="" for="" latency=""></stall>	<nop></nop>	17
<stall divd="" for="" latency=""></stall>	<nop></nop>	18
ADDI Rx,Rx <mark>,</mark> #8	ADDI Ry,Ry,#8	19
SUB R20,R4 Rx	<nop></nop>	20
ADDD F10,F8,F2	BNZ R20,Loop	21
<stall bnz="" due="" to=""></stall>	<stall bnz="" due="" to=""></stall>	22

This is done in a similar manner as case (a) except there are two pipelines. Thus, two sequences of instructions are identified and scheduled to the pipelines. Instructions that update Rx are scheduled into slots that would have been stalls due to the RAW dependency on F8. Once pipeline 1 is scheduled, instruction that updated Ry can be scheduled into empty slots in pipeline 2. Finally, BNZ is scheduled onto pipeline 2 such that the total number of cycles does not increase.