

## ADDERS

62X

Digital computers perform a variety of information-processing tasks. Among the basic functions encountered are the various arithmetic operations. The most basic arithmetic operation, no doubt, is the addition of two binary digits. This simple addition consists

of four possible elementary operations, namely,  $0 + 0 = 0$ ,  $0 + 1 = 1$ ,  $1 + 0 = 1$ , and  $1 + 1 = 10$ . The first three operations produce a sum whose length is one digit, but when both augend and addend bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is called a *carry*. When the augend and addend numbers contain more significant digits, the carry obtained from the addition of two bits is added to the next higher-order pair of significant bits. A combinational circuit that performs the addition of two bits is called a *half-adder*. One that performs the addition of three bits (two significant bits and a previous carry) is a *full-adder*. The name of the former stems from the fact that two half-adders can be employed to implement a full-adder. The two adder circuits are the first combinational circuits we shall design.

### **Half-Adder**

From the verbal explanation of a half-adder, we find that this circuit needs two binary inputs and two binary outputs. The input variables designate the augend and addend bits; the output variables produce the sum and carry. It is necessary to specify two output variables because the result may consist of two binary digits. We arbitrarily assign symbols  $x$  and  $y$  to the two inputs and  $S$  (for sum) and  $C$  (for carry) to the outputs.

Now that we have established the number and names of the input and output variables, we are ready to formulate a truth table to identify exactly the function of the half-adder. This truth table is


$x$	$y$	$C$	$S$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

The carry output is 0 unless both inputs are 1. The  $S$  output represents the least significant bit of the sum.


The simplified Boolean functions for the two outputs can be obtained directly from the truth table. The simplified sum of products expressions are

$$S = x'y + xy'$$


$$C = xy$$




$$(a) \quad S = xy' + x'y \\ C = xy$$




$$(b) \quad S = (x + y)(x' + y') \\ C = xy$$



$$(c) \quad S = (C + x'y')' \\ C = xy$$



$$(d) \quad S = (x + y)(x' + y')' \\ C = (x' + y')'$$



$$(e) \quad S = x \oplus y \\ C = xy$$

Various implementations of a half-adder

## Full-Adder


A full-adder is a combinational circuit that forms the arithmetic sum of three input bits. It consists of three inputs and two outputs. Two of the input variables, denoted by  $x$  and  $y$ , represent the two significant bits to be added. The third input,  $z$ , represents the carry from the previous lower significant position. Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3, and binary 2 or 3 needs two digits. The two outputs are designated by the symbols  $S$  for sum and  $C$  for carry. The binary variable  $S$  gives the value of the least significant bit of the sum. The binary variable  $C$  gives the output carry. The truth table of the full-adder is

<i>x</i>	<i>y</i>	<i>z</i>	<i>c</i>	<i>s</i>
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


following Boolean expressions:

$$S = x'y'z + x'yz' + xy'z' + xyz$$

$$C = xy + xz + yz$$



Implementation of a full-adder in sum of products



Implementation of a full-adder with two half-adders and an OR gate

one OR gate, as shown in Fig. 4-5. The  $S$  output from the second half-adder is the exclusive-OR of  $z$  and the output of the first half-adder, giving

$$\begin{aligned} S &= z \oplus (x \oplus y) \\ &= z'(xy' + x'y) + z(xy' + x'y)' \\ &= z'(xy' + x'y) + z(xy + x'y') \\ &= xy'z' + x'y'z + xyz + x'y'z \end{aligned}$$

and the carry output is

$$C = z(xy' + x'y) + xy = xy'z + x'y'z + xy$$

**SUBTRACTORS**  $x'y'z + x'y'z + xyz + xyz = z(x \oplus y) + xy$

### Half-Subtractor

A half-subtractor is a combinational circuit that subtracts two bits and produces their difference. It also has an output to specify if a 1 has been borrowed. Designate the minuend bit by  $x$  and the subtrahend bit by  $y$ . To perform  $x - y$ , we have to check the relative magnitudes of  $x$  and  $y$ . If  $x \geq y$ , we have three possibilities:  $0 - 0 = 0$ ,  $1 - 0 = 1$ , and  $1 - 1 = 0$ . The result is called the *difference bit*. If  $x < y$ , we have  $0 - 1$ , and it is necessary to borrow a 1 from the next higher stage. The 1 borrowed from the next higher stage adds 2 to the minuend bit, just as in the decimal system a borrow adds 10 to a minuend digit. With the minuend equal to 2, the difference becomes  $2 - 1 = 1$ . The half-subtractor needs two outputs. One output generates the difference and will be designated by the symbol  $D$ . The second output, designated  $B$  for borrow, generates the binary signal that informs the next stage that a 1 has been borrowed. The truth table for the input-output relationships of a half-subtractor can now be derived as follows:

$x$	$y$	$B$	$D$
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

The output borrow  $B$  is a 0 as long as  $x \geq y$ . It is a 1 for  $x = 0$  and  $y = 1$ . The  $D$  output is the result of the arithmetic operation  $2B + x - y$ .

The Boolean functions for the two outputs of the half-subtractor are derived directly from the truth table:

$$D = x'y + xy'$$

$$B = x'y$$

It is interesting to note that the logic for  $D$  is exactly the same as the logic for output  $S$  in the half-adder.

## Full-Subtractor

A full-subtractor is a combinational circuit that performs a subtraction between two bits, taking into account that a 1 may have been borrowed by a lower significant stage. This circuit has three inputs and two outputs. The three inputs,  $x$ ,  $y$ , and  $z$ , denote the minuend, subtrahend, and previous borrow, respectively. The two outputs,  $D$  and  $B$ , represent the difference and output borrow, respectively. The truth table for the circuit is

$x$	$y$	$z$	$B$	$D$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

The eight rows under the input variables designate all possible combinations of 1's and 0's that the binary variables may take. The 1's and 0's for the output variables are determined from the subtraction of  $x - y - z$ . The combinations having input borrow  $z = 0$  reduce to the same four conditions of the half-adder. For  $x = 0$ ,  $y = 0$ , and  $z = 1$ , we have to borrow a 1 from the next stage, which makes  $B = 1$  and adds 2 to  $x$ . Since  $2 - 0 - 1 = 1$ ,  $D = 1$ . For  $x = 0$  and  $yz = 11$ , we need to borrow again, making  $B = 1$  and  $x = 2$ . Since  $2 - 1 - 1 = 0$ ,  $D = 0$ . For  $x = 1$  and  $yz = 01$ , we have  $x - y - z = 0$ , which makes  $B = 0$  and  $D = 0$ . Finally, for  $x = 1$ ,  $y = 1$ ,  $z = 1$ , we have to borrow 1, making  $B = 1$  and  $x = 3$ , and  $3 - 1 - 1 = 1$ , making  $D = 1$ .

The simplified Boolean functions for the two outputs of the full-subtractor are derived in the maps of Fig. 4-6. The simplified sum of products output functions are

$$D = \underline{x'y'z} + \underline{x'yz'} + \underline{xy'z'} + \underline{xyz}$$

$$B = x'y + x'z + yz$$

$$\begin{aligned} &= x'y'z + x'yz' + x'yz + xy'z = z(x'y' + xy) + x'y(z' + z) \\ &= \cancel{x'(y'z + yz')} + \cancel{xy'z} = z(x \oplus y)' + x'y \end{aligned}$$

## CODE CONVERSION

The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use the output of one system as the input to another. A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus, a code converter is a circuit that makes the two systems compatible even though each uses a different binary code.


To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generate the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gates. The design procedure of code converters will be illustrated by means of a specific example of conversion from the BCD to the excess-3 code.

The bit combinations for the BCD and excess-3 codes are listed in Table 1-2 (Section 1-7). Since each code uses four bits to represent a decimal digit, there must be four input variables and four output variables. Let us designate the four input binary variables by the symbols  $A$ ,  $B$ ,  $C$ , and  $D$ , and the four output variables by  $w$ ,  $x$ ,  $y$ , and  $z$ . The truth table relating the input and output variables is shown in Table 4-1. The bit combinations for the inputs and their corresponding outputs are obtained directly from Table 1-2. We note that four binary variables may have 16 bit combinations, only 10 of which are listed in the truth table. The six bit combinations not listed for the *input* variables are don't-care combinations. Since they will never occur, we are at liberty to assign to the output variables either a 1 or a 0, whichever gives a simpler circuit.

The maps in Fig. 4-7 are drawn to obtain a simplified Boolean function for each output. Each of the four maps of Fig. 4-7 represents one of the four outputs of this circuit as a function of the four input variables. The 1's marked inside the squares are obtained

**Truth Table for Code-Conversion Example**

Input BCD				Output Excess-3 Code			
$A$	$B$	$C$	$D$	$w$	$x$	$y$	$z$
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0






FIGURE 4-7


Maps for a BCD-to-excess-3-code converter

$$z = D'$$

$$y = CD + C'D' = CD + (C + D)'$$

$$\begin{aligned} x &= B'C + B'D + BC'D' = B'(C + D) + BC'D' \\ &= B'(C + D) + B(C + D)' \end{aligned}$$

$$w = A + BC + BD = A + B(C + D)$$



Logic diagram for a BCD-to-excess-3-code converter


## BINARY ADDER AND SUBTRACTOR

### Binary Parallel Adder

A binary parallel adder is a digital circuit that produces the arithmetic sum of two binary numbers in parallel. It consists of full-adders connected in a chain, with the output carry from each full-adder connected to the input carry of the next full-adder in the chain.

Figure 5-2(a) shows the interconnection of four full-adder (FA) circuits to provide a 4-bit binary parallel adder. The augend bits of  $A$  and the addend bits of  $B$  are designated by subscript numbers from right to left, with subscript 1 denoting the low-order bit. The carries are connected in a chain through the full-adders. The input carry to the adder is  $C_1$  and the output carry is  $C_5$ . The  $S$  outputs generate the required sum bits. When the 4-bit full-adder circuit is enclosed within an IC package, it has four terminals for the augend bits, four terminals for the addend bits, four terminals for the sum bits, and two terminals for the input and output carries.

An  $n$ -bit parallel adder requires  $n$  full-adders. It can be constructed from 4-bit, 2-bit, and 1-bit full-adders ICs by cascading several packages. The output carry from one



**FIGURE 5-2**  
Adder and subtractor circuits

package must be connected to the input carry of the one with the next higher-order bits.

The 4-bit full-adder is a typical example of an MSI function. It can be used in many applications involving arithmetic operations. Observe that the design of this circuit by the classical method would require a truth table with  $2^9 = 512$  entries, since there are nine inputs to the circuit. By using an iterative method of cascading an already known function, we were able to obtain a simple and well-organized implementation.

### **Binary Adder-Subtractor**

The subtraction of binary numbers can be done most conveniently by means of complements, as discussed in Section 1-5. Remember that the subtraction  $A - B$  can be done by taking the 2's complement of  $B$  and adding it to  $A$ . The 2's complement can be obtained by taking the 1's complement and adding one to the least significant pair of bits. The 1's complement can be implemented with inverters and a one can be added to the sum through the input carry.


The circuit for subtracting  $A - B$  consists of a parallel adder with inverters placed between each data input  $B$  and the corresponding input of the full-adder. The input carry  $C_1$  must be equal to 1 when performing subtraction. The operation thus performed becomes  $A$  plus the 1's complement of  $B$  plus 1. This is equal to  $A$  plus the 2's complement of  $B$ . For unsigned numbers, this gives  $A - B$  if  $A \geq B$  or the 2's complement of  $B - A$  if  $A < B$  (see Section 1-5). For signed numbers, the result is  $A - B$  provided there is no overflow. (See Section 1-6.)

The addition and subtraction operations can be combined into one circuit with one common binary adder. This is done by including an exclusive-OR gate with each full-adder. A 4-bit adder-subtractor circuit is shown in Fig. 5-2(b). The mode input  $M$  controls the operation. When  $M = 0$ , the circuit is an adder, and when  $M = 1$ , the circuit becomes a subtractor. Each exclusive-OR gate receives input  $M$  and one of the inputs of  $B$ . When  $M = 0$ , we have  $B \oplus 0 = B$ . The full-adders receive the value of  $B$ , the input carry is 0, and the circuit performs  $A$  plus  $B$ . When  $M = 1$ , we have  $B \oplus 1 = B'$  and  $C_1 = 1$ . The  $B$  inputs are all complemented and a 1 is added through the input carry. The circuit performs the operation  $A$  plus the 2's complement of  $B$ .

## Carry Propagation

The addition of two binary numbers in parallel implies that all the bits of the augend and the addend are available for computation at the same time. As in any combinational circuit, the signal must propagate through the gates before the correct output sum is available in the output terminals. The total propagation time is equal to the propagation delay of a typical gate times the number of gate levels in the circuit. The longest propagation delay time in a parallel adder is the time it takes the carry to propagate through the full-adders. Since each bit of the sum output depends on the value of the input carry, the value of  $S_i$  in any given stage in the adder will be in its steady-state final value only after the input carry to that stage has been propagated. Consider output  $S_4$  in Fig. 5-2(a). Inputs  $A_4$  and  $B_4$  reach a steady value as soon as input signals are applied to the adder. But input carry  $C_4$  does not settle to its final steady-state value until  $C_3$  is available in its steady-state value. Similarly,  $C_3$  has to wait for  $C_2$ , and so on down to  $C_1$ . Thus, only after the carry propagates through all stages will the last output  $S_4$  and carry  $C_5$  settle to their final steady-state value.

The number of gate levels for the carry propagation can be found from the circuit of the full-adder. This circuit was derived in Fig. 4-5 and is redrawn in Fig. 5-3 for convenience. The input and output variables use the subscript  $i$  to denote a typical stage in the parallel adder. The signals at  $P_i$  and  $G_i$  settle to their steady-state values after the propagation through their respective gates. These two signals are common to all full-adders and depend only on the input augend and addend bits. The signal from the input carry,  $C_i$ , to the output carry,  $C_{i+1}$ , propagates through an AND gate and an OR gate, which constitute two gate levels. If there are four full-adders in the parallel adder, the



**FIGURE 5-3**

Full-adder circuit

output carry  $C_5$  would have  $2 \times 4 = 8$  gate levels from  $C_1$  to  $C_5$ . The total propagation time in the adder would be the propagation time in one half-adder plus eight gate levels. For an  $n$ -bit parallel adder, there are  $2n$  gate levels for the carry to propagate through.

The carry propagation time is a limiting factor on the speed with which two numbers are added in parallel. Although a parallel adder, or any combinational circuit, will always have some value at its output terminals, the outputs will not be correct unless the signals are given enough time to propagate through the gates connected from the inputs to the outputs. Since all other arithmetic operations are implemented by successive additions, the time consumed during the addition process is very critical. An obvious solution for reducing the carry propagation delay time is to employ faster gates with reduced delays. But physical circuits have a limit to their capability. Another solution is to increase the equipment complexity in such a way that the carry delay time is reduced. There are several techniques for reducing the carry propagation time in a parallel adder. The most widely used technique employs the principle of *look-ahead* carry and is described below.

Consider the circuit of the full-adder shown in Fig. 5-3. If we define two new binary variables:

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

the output sum and carry can be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

$G_i$  is called a *carry generate* and it produces an output carry when both  $A_i$  and  $B_i$  are one, regardless of the input carry.  $P_i$  is called a *carry propagate* because it is the term associated with the propagation of the carry from  $C_i$  to  $C_{i+1}$ .

We now write the Boolean function for the carry output of each stage and substitute for each  $C_i$  its value from the previous equations:


$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 C_1) = G_2 + P_2 G_1 + P_2 P_1 C_1$$


$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$

Since the Boolean function for each output carry is expressed in sum of products, each function can be implemented with one level of AND gates followed by an OR gate (or by a two-level NAND). The three Boolean functions for  $C_2$ ,  $C_3$ , and  $C_4$  are implemented in the look-ahead carry generator shown in Fig. 5-4. Note that  $C_4$  does not have to wait for  $C_3$  and  $C_2$  to propagate; in fact,  $C_4$  is propagated at the same time as  $C_2$  and  $C_3$ .

The construction of a 4-bit parallel adder with a look-ahead carry scheme is shown in Fig. 5-5. Each sum output requires two exclusive-OR gates. The output of the first exclusive-OR gate generates the  $P_i$  variable, and the AND gate generates the  $G_i$  variable. All the  $P$ 's and  $G$ 's are generated in two gate levels. The carries are propagated through the look-ahead carry generator (similar to that in Fig. 5-4) and applied as in-



**FIGURE 5-4**  
Logic diagram of a look-ahead carry generator



**FIGURE 5-5**  
4-bit full-adders with look-ahead carry

puts to the second exclusive-OR gate. After the  $P$  and  $G$  signals settle into their steady-state values, all output carries are generated after a delay of two levels of gates. Thus, outputs  $S_2$  through  $S_4$  have equal propagation delay times. The two-level circuit for the output carry  $C_5$  is not shown in Fig. 5-4. This circuit can be easily derived by the equation-substitution method, as done above (see Problem 5-8).


## DECODERS AND ENCODERS

Discrete quantities of information are represented in digital systems with binary codes. A binary code of  $n$  bits is capable of representing up to  $2^n$  distinct elements of the coded information. A *decoder* is a combinational circuit that converts binary information from  $n$  input lines to a maximum of  $2^n$  unique output lines. If the  $n$ -bit decoded information has unused or don't-care combinations, the decoder output will have fewer than  $2^n$  outputs.

The decoders presented here are called *n-to-m*-line decoders, where  $m \leq 2^n$ . Their purpose is to generate the  $2^n$  (or fewer) minterms of  $n$  input variables. The name *decoder* is also used in conjunction with some code converters such as a BCD-to-seven-segment decoder.

As an example, consider the 3-to-8-line decoder circuit of Fig. 5-8. The three inputs are decoded into eight outputs, each output representing one of the minterms of the 3-input variables. The three inverters provide the complement of the inputs, and each one of the eight AND gates generates one of the minterms. A particular application of this decoder would be a binary-to-octal conversion. The input variables may represent a binary number, and the outputs will then represent the eight digits in the octal number

## Truth Table of a 3-to-8-Line Decoder



**FIGURE 5-8**  
A 3-to-8 line decoder

system. However, a 3-to-8-line decoder can be used for decoding any 3-bit code to provide eight outputs, one for each element of the code.

The operation of the decoder may be further clarified from its input-output relationship, listed in Table 5-2. Observe that the output variables are mutually exclusive because only one output can be equal to 1 at any one time. The output line whose value is equal to 1 represents the minterm equivalent of the binary number presently available in the input lines.


**Example** Implement a full-adder circuit with a decoder and two OR gates.

**5-1** From the truth table of the full-adder (Section 4-3), we obtain the functions for this combinational circuit in sum of minterms:

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$

Since there are three inputs and a total of eight minterms, we need a 3-to-8-line decoder. The implementation is shown in Fig. 5-9. The decoder generates the eight



**FIGURE 5-9**


Implementation of a full-adder with a decoder

minterms for  $x, y, z$ . The OR gate for output  $S$  forms the sum of minterms 1, 2, 4, and 7. The OR gate for output  $C$  forms the sum of minterms 3, 5, 6, and 7.

### Demultiplexers

Some IC decoders are constructed with NAND gates. Since a NAND gate produces the AND operation with an inverted output, it becomes more economical to generate the decoder minterms in their complemented form. Most, if not all, IC decoders include one or more *enable* inputs to control the circuit operation. A 2-to-4-line decoder with an enable input constructed with NAND gates is shown in Fig. 5-10. All outputs are equal to 1 if enable input  $E$  is 1, regardless of the values of inputs  $A$  and  $B$ . When the enable input is 0, the circuit operates as a decoder with complemented outputs. The truth table lists these conditions. The X's under  $A$  and  $B$  are don't-care conditions. Normal decoder operation occurs only with  $E = 0$ , and the outputs are selected when they are in the 0 state.

The block diagram of the decoder is shown in Fig. 5-11(a). The small circle at input  $E$  indicates that the decoder is enabled when  $E = 0$ . The small circles at the outputs indicate that all outputs are complemented.




(a) Logic diagram

(b) Truth table


**FIGURE 5-10**

A 2-to-4-line decoder with enable ( $E$ ) input

A decoder with an enable input can function as a demultiplexer. A *demultiplexer* is a circuit that receives information on a single line and transmits this information on one of  $2^n$  possible output lines. The selection of a specific output line is controlled by the bit values of  $n$  selection lines. The decoder of Fig. 5-10 can function as a demultiplexer if the  $E$  line is taken as a data input line and lines  $A$  and  $B$  are taken as the selection lines. This is shown in Fig. 5-11(b). The single input variable  $E$  has a path to all four outputs, but the input information is directed to only one of the output lines, as specified by the binary value of the two selection lines,  $A$  and  $B$ . This can be verified from the truth table of this circuit, shown in Fig. 5-10(b). For example, if the selection lines  $AB = 10$ , output  $D_2$  will be the same as the input value  $E$ , while all other outputs are maintained at 1. Because decoder and demultiplexer operations are obtained from the same circuit, a decoder with an enable input is referred to as a *decoder/demultiplexer*. It is the enable input that makes the circuit a demultiplexer; the decoder itself can use AND, NAND, or NOR gates.



**FIGURE 5-11**  
Block diagrams for the circuit of Fig. 5-10



**FIGURE 5-12**  
A  $4 \times 16$  decoder constructed with two  $3 \times 8$  decoders

Decoder/demultiplexer circuits can be connected together to form a larger decoder circuit. Figure 5-12 shows two  $3 \times 8$  decoders with enable inputs connected to form a  $4 \times 16$  decoder. When  $w = 0$ , the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0's, and the top eight outputs generate minterms 0000 to 0111. When  $w = 1$ , the enable conditions are reversed; the bottom decoder outputs generate minterms 1000 to 1111, while the outputs of the top decoder are all 0's. This example demonstrates the usefulness of enable inputs in ICs. In general, enable lines are a convenient feature for connecting two or more IC packages for the purpose of expanding the digital function into a similar function with more inputs and outputs.

## Encoders

An encoder is a digital circuit that performs the inverse operation of a decoder. An encoder has  $2^n$  (or fewer) input lines and  $n$  output lines. The output lines generate the binary code corresponding to the input value. An example of an encoder is the octal-to-binary encoder whose truth table is given in Table 5-3. It has eight inputs, one for each of the octal digits, and three outputs that generate the corresponding binary number. It is assumed that only one input has a value of 1 at any given time; otherwise the circuit has no meaning.

The encoder can be implemented with OR gates whose inputs are determined directly from the truth table. Output  $z$  is equal to 1 when the input octal digit is 1 or 3 or 5 or 7. Output  $y$  is 1 for octal digits 2, 3, 6, or 7, and output  $x$  is 1 for digits 4, 5, 6, or 7. These conditions can be expressed by the following output Boolean functions:

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$x = D_4 + D_5 + D_6 + D_7$$


**TABLE 5-3**  
**Truth Table of Octal-to-Binary Encoder**

$D_0$	$D_1$	$D_2$	Inputs					Outputs		
			$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$x$	$y$	$z$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

The encoder is implemented with three OR gates, as shown in Fig. 5-13.

The encoder defined in Table 5-3 has the limitation that only one input can be active at any given time. If two inputs are active simultaneously, the output produces an undefined combination. For example, if  $D_3$  and  $D_6$  are 1 simultaneously, the output of the encoder will be 111 because all three outputs are equal to 1. This does not represent binary 3 nor binary 6. To resolve this ambiguity, encoder circuits must establish a priority to ensure that only one input is encoded. If we establish a higher priority for inputs with higher subscript numbers, and if both  $D_3$  and  $D_6$  are 1 at the same time, the output will be 110 because  $D_6$  has higher priority than  $D_3$ .

Another ambiguity in the octal-to-binary encoder is that an output with all 0's is generated when all the inputs are 0. The problem is that an output with all 0's is also generated when  $D_0$  is equal to 1. This ambiguity can be resolved by providing an additional output that specifies the condition that none of the inputs are active.




**FIGURE 5-13**  
Octal-to-binary encoder

**TABLE 5-4**  
**Truth Table of a Priority Encoder**


Inputs				Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$	$V$
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

## Priority Encoder

A priority encoder is an encoder circuit that includes the priority function. The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence. The truth table of a four-input priority encoder is given in Table 5-4. The X's are don't-care conditions that designate the fact that the binary value may be equal either to 0 or 1. Input  $D_3$  has the highest priority; so regardless of the values of the other inputs, when this input is 1, the output for  $xy$  is 11 (binary 3).  $D_2$  has the next priority level. The output is 10 if  $D_2 = 1$  provided that  $D_3 = 0$ , regardless of the values of the other two lower-priority inputs. The output for  $D_1$  is generated only if higher-priority inputs are 0, and so on down the priority level. A valid-output indicator, designated by  $V$ , is set to 1 only when one or more of the inputs are equal to 1. If all inputs are 0,  $V$  is equal to 0, and the other two outputs of the circuit are not used.



**FIGURE 5-14**  
Maps for a priority encoder



**FIGURE 5-15**  
4-input priority encoder

The maps for simplifying outputs  $x$  and  $y$  are shown in Fig. 5-14. The minterms for the two functions are derived from Table 5-4. Although the table has only five rows, when each don't-care condition is replaced first by 0 and then by 1, we obtain all 16 possible input combinations. For example, the third row in the table with  $X$  100 represents minterms 0100 and 1100 since  $X$  can be assigned either 0 or 1. The simplified Boolean expressions for the priority encoder are obtained from the maps. The condition for output  $V$  is an OR function of all the input variables. The priority encoder is implemented in Fig. 5-15 according to the following Boolean functions:

$$x = D_2 + D_3$$

$$y = D_3 + D_1 D_2'$$

$$V = D_0 + D_1 + D_2 + D_3$$


## MULTIPLEXERS

Multiplexing means transmitting a large number of information units over a smaller number of channels or lines. A *digital multiplexer* is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are  $2^n$  input lines and  $n$  selection lines whose bit combinations determine which input is selected.

A 4-to-1-line multiplexer is shown in Fig. 5-16. Each of the four input lines,  $I_0$  to  $I_3$ , is applied to one input of an AND gate. Selection lines  $s_1$  and  $s_0$  are decoded to select a particular AND gate. The function table, Fig. 5-16(b), lists the input-to-output path for each possible bit combination of the selection lines. When this MSI function is used in the design of a digital system, it is represented in block diagram form, as shown in Fig. 5-16(c). To demonstrate the circuit operation, consider the case when  $s_1 s_0 = 10$ . The AND gate associated with input  $I_2$  has two of its inputs equal to 1 and the third input connected to  $I_2$ . The other three AND gates have at least one input equal to 0, which

makes their outputs equal to 0. The OR gate output is now equal to the value of  $I_2$ , thus providing a path from the selected input to the output. A multiplexer is also called a *data selector*, since it selects one of many inputs and steers the binary information to the output line.


The AND gates and inverters in the multiplexer resemble a decoder circuit and, indeed, they decode the input-selection lines. In general, a  $2^n$ -to-1-line multiplexer is constructed from an  $n$ -to- $2^n$  decoder by adding to it  $2^n$  input lines, one to each AND gate. The outputs of the AND gates are applied to a single OR gate to provide the 1-line output. The size of a multiplexer is specified by the number  $2^n$  of its input lines and the single output line. It is then implied that it also contains  $n$  selection lines. A multiplexer is often abbreviated as MUX.



(a) Logic diagram

$s_1$	$s_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table



(c) Block diagram

**FIGURE 5-16**

A 4-to-1-line multiplexer

As in decoders, multiplexer ICs may have an *enable* input to control the operation of the unit. When the enable input is in a given binary state, the outputs are disabled, and when it is in the other state (the enable state), the circuit functions as a normal multiplexer. The enable input (sometimes called *strobe*) can be used to expand two or more multiplexer ICs to a digital multiplexer with a larger number of inputs.


In some cases, two or more multiplexers are enclosed within one IC package. The selection and enable inputs in multiple-unit ICs may be common to all multiplexers. As an illustration, a quadruple 2-to-1-line multiplexer IC is shown in Fig. 5-17. It has four multiplexers, each capable of selecting one of two input lines. Output  $Y_1$  can be selected to be equal to either  $A_1$  or  $B_1$ . Similarly, output  $Y_2$  may have the value of  $A_2$  or  $B_2$ , and so on. One input selection line,  $S$ , suffices to select one of two lines in all four multiplexers. The control input  $E$  enables the multiplexers in the 0 state and disables them in the 1 state. Although the circuit contains four multiplexers, we may think of it as a circuit that selects one in a pair of 4-input lines. As shown in the function table, the unit is selected when  $E = 0$ . Then, if  $S = 0$ , the four  $A$  inputs have a path to the outputs. On the other hand, if  $S = 1$ , the four  $B$  inputs are selected. The outputs have all 0's when  $E = 1$ , regardless of the value of  $S$ .

## Boolean-Function Implementation

To demonstrate this procedure with a concrete example, consider the function of three variables:

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

The function can be implemented with a 4-to-1 multiplexer, as shown in Fig. 5-18.



(a) Multiplexer implementation

Minterm	A	B	C	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

(b) Truth table

	$I_0$	$I_1$	$I_2$	$I_3$
$A'$	0	①	2	③
$A$	4	⑤	⑥	7
	0	1	$A$	$A'$

(c) Implementation table

**FIGURE 5-18**


Implementing  $F(A, B, C) = \sum(1, 3, 5, 6)$  with a multiplexer

for example, the following three-variable Boolean function:

$$F(A, B, C) = \Sigma(1, 2, 4, 5)$$

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

(a) Truth table



(b) Multiplexer implementation

C'	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
0	2	4		6
1	1	3	5	7
C	C'	1		0

(c) Implementation table

**FIGURE 5-19**  
Implementing  $F(A, B, C) = \Sigma(1, 2, 4, 5)$  with a multiplexer


### Example 5-2

Implement the following function with a multiplexer:

$$F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

This is a four-variable function and, therefore, we need a multiplexer with three selection lines and eight inputs. We choose to apply variables B, C, and D to the selection lines. The implementation table is then as shown in Fig. 5-20. The first half of the

A'	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>
0	①	2	③	④	5	6	7	
1	⑧	⑨	10	11	12	13	14	⑯
A	1	1	0	A'	A'	0	0	A




**FIGURE 5-20**  
Implementing  $F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$

## READ-ONLY MEMORY (ROM)

A ROM is essentially a memory (or storage) device in which permanent binary information is stored. The binary information must be specified by the designer and is then embedded in the unit to form the required interconnection pattern. ROMs come with special internal electronic fuses that can be "programmed" for a specific configuration. Once the pattern is established, it stays within the unit even when power is turned off and on again.

A block diagram of a ROM is shown in Fig. 5-21. It consists of  $n$  input lines and  $m$  output lines. Each bit combination of the input variables is called an *address*. Each bit combination that comes out of the output lines is called a *word*. The number of bits per word is equal to the number of output lines,  $m$ . An address is essentially a binary number that denotes one of the minterms of  $n$  variables. The number of distinct addresses possible with  $n$  input variables is  $2^n$ . An output word can be selected by a unique address, and since there are  $2^n$  distinct addresses in a ROM, there are  $2^n$  distinct words that are said to be stored in the unit. The word available on the output lines at any given time depends on the address value applied to the input lines. A ROM is charac-



**FIGURE 5-21**  
ROM block diagram

terized by the number of words  $2^n$  and the number of bits per word  $m$ . This terminology is used because of the similarity between the read-only memory and the random-access memory, which is presented in Section 7-7.


Consider a  $32 \times 8$  ROM. The unit consists of 32 words of 8 bits each. This means that there are eight output lines and that there are 32 distinct words stored in the unit, each of which may be applied to the output lines. The particular word selected that is presently available on the output lines is determined from the five input lines. There are only five inputs in a  $32 \times 8$  ROM because  $2^5 = 32$ , and with five variables, we can specify 32 addresses or minterms. For each address input, there is a unique selected word. Thus, if the input address is 00000, word number 0 is selected and it appears on the output lines. If the input address is 11111, word number 31 is selected and applied to the output lines. In between, there are 30 other addresses that can select the other 30 words.

The number of addressed words in a ROM is determined from the fact that  $n$  input lines are needed to specify  $2^n$  words. A ROM is sometimes specified by the total number of bits it contains, which is  $2^n \times m$ . For example, a 2048-bit ROM may be organized as 512 words of 4 bits each. This means that the unit has four output lines and nine input lines to specify  $2^9 = 512$  words. The total number of bits stored in the unit is  $512 \times 4 = 2048$ .

Internally, the ROM is a combinational circuit with AND gates connected as a decoder and a number of OR gates equal to the number of outputs in the unit. Figure 5-22 shows the internal logic construction of a  $32 \times 4$  ROM. The five input variables are decoded into 32 lines by means of 32 AND gates and 5 inverters. Each output of the decoder represents one of the minterms of a function of five variables. Each one of the 32 addresses selects one and only one output from the decoder. The address is a 5-bit number applied to the inputs, and the selected minterm out of the decoder is the one marked with the equivalent decimal number. The 32 outputs of the decoder are connected through fuses to each OR gate. Only four of these fuses are shown in the diagram, but actually each OR gate has 32 inputs and each input goes through a fuse that can be blown as desired.

The ROM is a two-level implementation in sum of minterms form. It does not have to be an AND-OR implementation, but it can be any other possible two-level minterm implementation. The second level is usually a wired-logic connection (see Section 3-7) to facilitate the blowing of fuses.

ROMs have many important applications in the design of digital computer systems. Their use for implementing complex combinational circuits is just one of these applications. Other uses of ROMs are presented in other parts of the book in conjunction with their particular applications.



**FIGURE 5-22**  
Logic construction of a  $32 \times 4$  ROM