

8085!

FIGURE 4.5
Schematic to Generate Read/Write
Control Signals for Memory and
I/O





FIGURE 4.6
8085 Demultiplexed Address and Data Bus with Control Signals




FIGURE 5.1
8085 Timing for Execution of OUT Instruction




FIGURE 5.2
8085 Timing for Execution of IN Instruction




FIGURE 5.3
Block Diagram of I/O Interface





FIGURE 5.4
Decode Logic for LED Output Port

NOTE: To use this circuit with the 8085, the bus AD_7-A_0 must be demultiplexed.

**FIGURE 5.5**

Partial Decoding: Output Latch with Multiple Addresses




FIGURE 5.6

Decode Logic for a Dip-Switch Input Port






FIGURE 5.7

8255

Block Diagram






Port Selection

CS	A ₁	A ₀	Result
0	0	0	PORT A
0	0	1	PORT B
0	1	0	PORT C
0	1	1	Control Register
1	X	X	No Selection

Port Selection

A₁	A₀	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{CS}}$	Input Operation (Read)
0	0	0	1	0	Port A - Data Bus
0	1	0	1	0	Port B - Data Bus
1	0	0	1	0	Port C - Data Bus
1	1	0	1	0	Control Word - Data Bus
Output Operation (Write)					
0	0	1	0	0	Data Bus - Port A
0	1	1	0	0	Data Bus - Port B
1	0	1	0	0	Data Bus - Port C
1	1	1	0	0	Data Bus - Control

Control Word Register



Mode 0

- Each port can be programmed to function as Input or Output port.
- Features:
 - Outputs are latched
 - Inputs are not latched.
 - Ports do not have handshake or interrupt capability.


8255 PCBSR Controlword

Control port having Port C Bit Set / Reset control word


	0	X	X	X	SB2	SB1	SB0	S/R*	
PC bit set / reset control word	↓	↓			Select bit of PC to be set / reset			{ 1 - Set to 1 0 - Reset to 0	
		Don't cares			0	0	0		→ Bit 0 of Port C
					0	0	1		→ Bit 1 of Port C
									:
									:
					1	1	1		→ Bit 7 of Port C

82C55: Mode 1 Strobed Input


Mode 1 Port A



Mode 1 Port B




Timing Diagram




Signal definitions for Mode 1 Strobe Input

82C55 : Mode 1 Output Exam.



82C55: Mode 2 Bi-directional Operation



- Timing diagram is a combination of the Mode 1 Strobed Input and Mode 1 Strobed Output Timing diagrams.