
8085!

FIGURE 4.5
Schematic to Generate Read/Write
Control Signals for Memory and
I/O






FIGURE 4.6 8085 Demultiplexed Address and Data Bus with Control Signals

FIGURE 5.1 8085 Timing for Execution of OUT Instruction




FIGURE 5.2 8085 Timing for Execution of IN Instruction




FIGURE 5.3 Block Diagram of I/O Interface




FIGURE 5.4

Decode Logic for LED Output Port

NOTE: To use this circuit with the 8085, the bus AD7-A0 must be demultiplexed.

Output remains high Cate C




FIGURE 5.5
Partial Decoding: Output Latch with Multiple Addresses




FIGURE 5.6
Decode Logic for a Dip-Switch Input Port





FIGURE 5.7

Block Diagram



RD 5 CS 6 GND 7 A1 8 A0 9 PC7 10 PC6 11 PC5 12 PC4 13 PC1 15 PC2 16 PC3 17 PB0 18 PB1 19	3255A	37 36 35 33 31 30 28 27 26 27 26 27 22 23 22	PAR 5 0 1 2 3 4 5 6 7 C 7 6 5 4 6 5 6 7 C 7 6 5 6 7 C 7 6 5 6 7 C 7 6 5 6 7 C 7 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 5 6 7 C 7 6 6 7 C 7 6 7 C 7 6 7 C 7 6 7 C 7 6 7 C 7 C


Port Selection

CS	A ₁	A ₀	Result
0	0	0	PORT A
0	0	1	PORT B
0	1	0	PORT C
0	1	1	Control Register
1	Х	Χ	No Selection

Port Selection

Anoth	Α.	DD	WD	CS	Innut Operation (Bood)	
Α1	A ₀	RD	WR	Co	Input Operation (Read)	
0	0	0	1	0	Port A - Data Bus	
0	1	0	1	0 Port B - Data Bus		
	0	0	1	0	Port C - Data Bus	
1	1	0	1	0	Control Word - Data Bus	
	AG 20		X.	0.0	Output Operation (Write)	
0	0	1	0	0	Data Bus - Port A	
0	1	1	0	0	Data Bus - Port B	
1	0	4	0	0	Data Bus - Port C	
1	1	4	0	0	0 Data Bus - Control	

Control Word Register




Mode 0


- Each port can be programmed to function as Input or Output port.
- Features:
 - Outputs are latched
 - Inputs are not latched.
 - Ports do not have handshake or interrupt capability.

8255 PCBSR Controlword


Control port having Port C Bit Set / Reset control word




82C55: Mode 1 Strobed Input



82C55: Mode 1 Output Exam.



82C55: Mode 2 Bi-directional Operation



•Timing diagram is a combination of the Mode 1 Strobed Input and Mode 1 Strobed Output Timing diagrams.