CS 222 Computer Organization & Architecture

Lecture 31 [16.04.2019]

Address Mapping in DRAM



John Jose

Assistant Professor

Department of Computer Science & Engineering Indian Institute of Technology Guwahati, Assam.

DRAM Subsystem Organization

- Channel
- **❖**DIMM
- **❖**Rank
- Chip
- **❖**Bank
- *Row
- Column
- ❖B-Cell



DRAM Subsystem Organization


❖Channel ❖Bank

❖DIMM ❖Row


❖Rank
❖Column

❖Chip ❖B-Cell






DRAM Rank




- Rank: A set of chips that respond to same command and same address at the same time but with different pieces of the requested data.
- Easy to produce 8 bit chip than 32 bit chip.
- Produce an 8 bit chip but control and operate them as a rank to get a 32 bit data in a single read.

DRAM Rank

DRAM Rank




DRAM Chip




DRAM access latency varies depending on which row is stored in the row buffer


The DRAM subsystem




Breaking down a DIMM




Breaking down a DIMM




Rank




Breaking down a Rank



Breaking down a Chip



Breaking down a Bank



Multiple Banks and Channels


Multiple banks

- Enable concurrent DRAM accesses
- Bits in address determine which bank an address resides


Multiple independent channels

- Fully parallel as they have separate data buses
- Increased bus bandwidth
- More wires, area and power consumptions
- More pins for on-chip memory controller
- Enabling more concurrency requires reducing
 - Bank conflicts, Channel conflicts

Multiple banks to reduce delay



Before: No Overlapping
Assuming accesses to different DRAM rows



Address Mapping (Single Channel)

- Single-channel system, 8B memory bus
 - ❖2GB memory, 8 banks, 16K rows & 2K columns per bank
- Row interleaving
 - Consecutive rows of memory in consecutive banks
 - Accesses to consecutive cache blocks serviced in a pipelined manner

Row (14 bits) Bank (3 bits) Column (11 bits) Byte in bus (3 bits)

- Cache block interleaving
 - Consecutive cache block addresses in consecutive banks
 - 4 64 byte cache blocks
 - Accesses to consecutive cache blocks in parallel

Row (14 bits) High Column Bank (3 bits) Low Col. Byte in bus (3 bits)

8 bits 3 bits

Address Mapping (Multiple Channels)

С	Row (14 bits)		Bank (3 bits)		Column (11 bits)		Byte in bus (3 bits)
	Row (14 bits)	С	Bank (3 bits	s)	Column (11 bits)	٦	Byte in bus (3 bits)
	Row (14 bits)	В	ank (3 bits)	С	Column (11 bits)	7	Byte in bus (3 bits)
	Row (14 bits)	В	ank (3 bits)		Column (11 bits)	С	Byte in bus (3 bits)

Where are consecutive cache blocks?

С	Row (14 bits)		High Column		Bank (3 bits)		Low Col		Byte in bus (3 bits)	
			3 bits							
	Row (14 bits)	С	C High Column		Bank (3 bits)		Low Col.		Byte in bus (3 bits)	
			8 bits		3 bits					
	Row (14 bits)	High Column		С	Bank (3 bits)		Low Col.		Byte in bus (3 bits)	
		8 bits	3 bits							
	Row (14 bits)	ŀ	High Column		Bank (3 bits) C		Low Col.		Byte in bus (3 bits)	
		8 bits	3 bits							
	Row (14 bits)	ŀ	High Column		Bank (3 bits)		Low Col. C		Byte in bus (3 bits)	
			8 bits				3 bits			



johnjose@iitg.ac.in http://www.iitg.ac.in/johnjose/