

Department of CSE

Name: Rashik Rahman

Reg ID: 17201012

Year: 4th

Semester: 2nd

Course Code: CSE 457

Course Title: Design and Testing of VLSI

Date: 21.11.2021

University of Asia Pacific

Admit Card

Financial Clearance PAID

Registration No: 17201012 Student Name: Rashik Rahman

Bachelor of Science in Computer Science and

Engineering



SI.NO.	COURSE CODE	COURSE TITLE	CR.HR.	EXAM. SCHEDULE
1	CSE 425	Computer Graphics	3.00	
2	CSE 426	Computer Graphics Lab	1.50	
3	CSE 429	Compiler Design	3.00	
4	CSE 430	Compiler Design Lab	1.50	
5	BUS 401	Business and Entrepreneurship	3.00	
6	BUS 402	Business and Entrepreneurship Lab	0.75	
7	CSE 457	Design and Testing of VLSI	3.00	
8	CSE 458	Design and Testing of VLSI Lab	0.75	
9	CSE 400	Project / Thesis	3.00	

Total Credit: 19.5

- 1. Examinees are not allowed to enter the examination hall after 30 minutes of commencement of examination for mid semester examinations and 60 minutes for semester final examinations.
- 2. No examinees shall be allowed to submit their answer scripts before 50% of the allocated time of examination has elapsed.
- 3. No examinees would be allowed to go to washroom within the first 60 minutes of final examinations.
- 4. No student will be allowed to carry any books, bags, extra paper or cellular phone or objectionable items/incriminating paper in the examination hall.
 Violators will be subjects to disciplinary action.

This is a system generated Admit Card. No signature is required.

Admit Card Generation Time: 15-Nov-2021 01:33 PM

Answer to the Q.No. 2(a)

Failure
Parlom
Random
Failures

Time


Fig: System failure rate (bathtub curve)

Soon after birth systems with weak or manginal components tends to fail. This part is called infunt fuiture. Here the failure nate decreases. It is important to age systems past infant failure phase before shipping the product.

The second part on middle pant has a constant fulure nate is low. fulure nate in which the failure nate is low. fulure nate in which the bathtub eurore signifies the constant pant of the bathtub eurore signifies the constant pant of the operating lifetime of occurring randomly oven the operating lifetime of occurring randomly oven the operating lifetime of the product. This pant of the curve is known as the product. This pant of the curve is known as pandom failures. The constant failure reates are nondom failures. The constant failure reates are nondom failures to the external factors.

finally, the failure nate increases at the end of life as the system wearsout. This is called asing life as the system wearsout. This is called asing

effect, and due to this the failure nate starts increasing exponentially. This phape is also known as wearout failures.



Here black line represents ideal 1-1 de and ylue line represents non-ideal on simulated I-V characteristics.

Shockleys model is considered for ideal fransistons but when simulated we can see fransistons but when simulated we can see some deviation in voltage-current enrie (black some deviation in voltage-current enrie (black and blue line). This happens due to two reasons.

One is an cunnien's velocity reduces on becomes saturated that results in velocity ear't be increased further and stays the same after a centain point. Another one is electron's mobility degrade This happens because carriers seatter of atoms in silicon lattice. Velocity reaches Vsat, Another one is electron's mobility degrade. This happens due to electron's collisions with oxide intenface.

Answer to the Q. No. 4(a)

Given,

Michophocesson = 10 FIT

10 RAM chips = 10 fit each

= 10×10 FI# = 100 FIT


100 TTL pants = 10 FIT each = 100010 FIT

= 1000FTT

=1000 FIT


we know,

fIT is used for to measure the reliability for VLSI dups. 1 FIT indicates on device failure in 10° device hours.




So the total failure nate of the product = (10+100+1000) FIT = 1110 FIT

Ante.




Answer to the Q. No. 4(3)

To draw CMOS design of the D-latch we first need to draw the cincuit diagram of the D-latch. Tinget diagram of platch!




in (MOS design:


-) (.) openation -> pMos (Panallel) -> mMos (Series) -> (+) openation -> pMos (Series) -> nMos (Panallel)



Answer to the Q. No. 1 (a)

Thyriston: A thyriston is a solid state semiconductor device with four blayers of altering p-type and n-type materials.





Explaination given below:

In an dicted cros the BJT's should either be PNP on NPN. But sometimes due to noise on other reasons 2 BJT's create a typiston structure (PNPN) Which makes the BJT's ON and it tearly leads to formation of shortcincuit setucen power and ground lines.


this is an unwanted situation and it is called (mos latch-up. And once it is thiggered the current flow only increases due to regenerative effect and and can also only be stopped by tunning off the power.

Thus the panasitic structure (PNPN) leads to loss of energy but shorting thet power and ground is the only way to stop it on by doing revense that the only way to stop it on by doing revense that the only way to stop it on by doing revense that the sometive bias flow. But none is a good selection. Of preventive bias flow. But none is a good selection. Of prevention measures can be taken to not to lead the formation of thyriston in the first place, stay by staying below of thyriston in the first place, stay by staying below of thyriston in the first place, stay by staying below the max-nating. Isolating NMOS, pros using oxicle which is expensive on guard ring which is less expensive can help prevent the formation of latchup condition in a cincuit.



Answer to the Q.No.1(b)


for 2 input NAND



For 3 implies NAND:

A
$$-d \int_{0}^{2} \frac{1}{3} d^{2} d^{2}$$

For 4 input NAND:



From these scenarios we can formulate a equation for calculating effort for n in put NAND. logical effort, $g = \frac{n+2}{3}$.

Thus to the equation, $g = \frac{m+2}{3}$ [formed]; is true for all n imput NAND gates. Thus we can conclude that n input NAND gate has $\frac{m+2}{3}$ logical effort (9).


2 proved 7

Answer to the Q. No. 3 (a)

SMT: Sunface Mount Technology in short SMT, package:

pins are extended in the horrizontal direction so
that they can be mounted on the sun sunface
that they can be mounted on the sun sunface
of the cincuit board. It has pins that are
soldened directly on the sunface of the
cincuit board. These packages do not need
any hole in the cincuit board.





This is the classification of surface mount technology (SMT) package diagram.

Answer to the Q.No.3(b)

FPGIA stands for field Programmable gents gate annew. An FPGIA is a handware circuit that a user can program to carry out one or more logical operations. Taken a step further, FPGIA are integrated circuits which are sets of circuits on a chip-that's the array part. These circuits are groups of programmable logic gates.

Reasons behind FPGTA being popular from engineering design point of view are given below.

We might use an FPGA when we need to optimize a chip for a particular work-load FPGAs are particularly useful for prototyping application specific integrated cincuits (ASIC). An FPGA can be re-programmed untill the ASIC is final and bug free.

Engineers can create clesigns would using ffort.
Rather then optimizing the circuit layout, they bake the fixed leyout into a single design musk

for manufacturing. By being a fixed clesion it is much much faster than dynamic design, but without the die area senetits of #ASIC design, but without the die area senetits of #ASIC like power savings. However it was designed like power savings. However it was designed like power time rather than ASIC time and in PPGrA time rather than ASIC time and saves power through its fixed design.

These are the reasons for why FPOIA is popular from an engineering design point of view.