
LAB 9-10: NANOPROCESSOR DESIGN LAB REPORT

Computer Organization and Digital Design



GROUP 44

- ATHTHANAYAKE A.M.R.N. 230062V
- IFAZ M.I.M. 230253H
- KUMARASINGHE M.P. 230356C
- LAWANYA K.K.H.G. 230373B

Assigned Lab Task

The assigned lab task is to design and develop a 4-bit nanoprocessor capable of executing 4 instructions. This includes several components that need to be developed or extended from the previous labs:

- **4-bit Add/Subtract unit**: Capable of adding and subtracting numbers represented using 2's complement.
- **3-bit Adder:** Used to increment the Program Counter.
- 3-bit Program Counter (PC): Built using D Flip Flops with a clear/reset input.
- k-way b-bit multiplexers: These multiplexers offer versatile data routing capabilities within the processor. They can select one of multiple input sources based on control signals, making them invaluable for data manipulation and routing tasks.
- **Register Bank:** Contains 8, 4-bit registers (R0 to R7), with R0 hardcoded to all 0s.
- Program ROM: The Program ROM serves as the storage unit for our assembly program. It houses the instructions that dictate the sequence of operations to be executed by the processor.
- **Buses:** Buses are used to transfer data and instructions between different components of the processor. They facilitate communication between the Program ROM, Instruction Decoder, and other units.
- Instruction Decoder: Acting as the brain of the processor, the Instruction
 Decoder interprets instructions fetched from ROM. It deciphers their meaning and
 provides the necessary control signals to guide the execution of tasks within the
 processor.

Apart from the above components we decided to improve the nano processor by allowing it to support more instructions using the component below.

Bitwise Operator

The **Bitwise Operator** unit performs fundamental bitwise operations on two 4-bit binary inputs. Controlled by a 2-bit selection signal, it applies one of four bitwise operations **NOT**, **AND**, **OR**, or **XOR** to the input values. This module is essential for logic-level manipulation within a processor or digital system, enabling low-level computation and decision-making based on individual bits.

- "00" → **NOT B** (bitwise complement of B)
- "01" → A AND B (logical AND between corresponding bits)
- "10" → A OR B (logical OR between corresponding bits)
- "11" → **A XOR B** (logical exclusive OR between corresponding bits)

The result is output as a 4-bit vector, Bit Out, allowing downstream components to act based on logical computation results. This module supports modular ALU designs and logic instruction handling in custom processors.

Assembly code Instructions for the Program ROM

Instruction	Description	Format (12-bit instruction)		
MOVI R, d	Move immediate value d to register R, i.e., $R \leftarrow d$ R \in [0, 7], $d \in$ [0, 15]	10RRR000dddd		
ADD Ra, Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra ← Ra + Rb	0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0		
	Ra, Rb ∈ [0, 7]			
NEG R	2's complement of registers R, i.e., R ← – R R ∈ [0, 7]	01RRR000000		
JZR R, d	Jump if value in register R is 0, i.e., If R == 0	11RRR0000ddd		
	PC ← d;			
	Else			
	PC ← PC + 1;			
	$R \in [0, 7], d \in [0, 7]$			


Opcode	Instruction	Description	Format (13-bit instruction)			
010	MOVI R,d	Move immediate value d to register R $R \leftarrow d$	010 RRR 0000 dddd			
000	ADD Ra, Rb	Add values in Ra and Rb, store result in Ra Ra ← Ra + Rb	000 RaRaRa RRR 0000			
001	NEG R	Two's complement of R $R \leftarrow -R$	001 RRR 0000 0000			
011	JZR R,d	Jump to d if R == 0, else PC \leftarrow PC + 1	011 RRR 0000 aaa			
100	NOT R (Bitwise NOT)	R ← NOT R (Bitwise complement)	100 RRR 0000 0000			
101	AND Ra, Rb	Ra ← Ra AND Rb	101 RRR RRR 0000			
110	OR Ra, Rb	Ra ← Ra OR Rb	110 RRR RRR 0000			
111	XOR Ra, Rb	Ra ← Ra XOR Rb	111 RRR RRR 0000			

VHDL Design Codes, Design Schematics, Test Bench Codes and Timing Diagrams of the Components

Half Adder-Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity HA is
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           S : out STD LOGIC;
           C : out STD LOGIC);
end HA;
architecture Behavioral of HA is
signal not A : std logic;
signal not B : std logic;
begin
not A <= NOT A;
not B <= NOT B;
S <= (not A AND B) OR (A AND not B);
C \le A AND B;
end Behavioral;
```

Half Adder - Design Schematic



Half Adder - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity HA TB is
-- Port ();
end HA TB;
architecture Behavioral of HA TB is
    component HA
    Port ( A : in STD LOGIC;
                B : in STD LOGIC;
                S : out STD LOGIC;
                C : out STD LOGIC);
    end component;
    signal A tb : STD LOGIC := '0';
    signal B_tb : STD_LOGIC := '0';
    signal S tb : STD LOGIC;
    signal C tb : STD LOGIC;
begin
    uut: HA Port map (
    A \Rightarrow A tb
    B \Rightarrow B tb,
    s => s_tb,
    C \Rightarrow C tb
    );
    stim proc: process
    begin
    --230373 \Rightarrow 1110000011111100101
    -- Test case 0 + 0
    A tb <= '0';
    B tb <= '0';
    wait for 10 ns;
    -- Test case 0 + 1
    A tb <= '0';
    B tb <= '1';
    wait for 10 ns;
    -- Test case 1 + 0
    A_tb <= '1';
    B_tb <= '0';
    wait for 10 ns;
    -- Test case 1 + 1
```

```
A_tb <= '1';
B_tb <= '1';
wait for 10 ns;
wait;
end process;</pre>
```

end Behavioral;


Half Adder - Timing Diagram



Full Adder - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FA is
      Port ( A : in STD LOGIC;
            B : in STD LOGIC;
            C in : in STD LOGIC;
            S : out STD LOGIC;
            C out : out STD LOGIC);
end FA;
architecture Behavioral of FA is
component HA
port (
A: in std logic;
B: in std logic;
 S: out std logic;
 C: out std_logic);
 end component;
SIGNAL HAO S, HAO C, HA1 S, HA1 C : std logic;
begin
HA 0 : HA
port map (
A => A
B \Rightarrow B_{\prime}
 S \Rightarrow HA0 S,
 C \Rightarrow HA0 C);
 HA 1 : HA
 port map (
 A \Rightarrow HA0_S,
 B \Rightarrow C in,
 S \Rightarrow HA1 S,
 C \Rightarrow HA1 C);
C out<=HA0 C OR HA1 C;
S <= HAO S XOR C in;
end Behavioral;
```

Full Adder - Design Schematic




Full adder - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FA TB is
-- Port ();
end FA TB;
architecture Behavioral of FA TB is
     component FA
     Port (
               : in STD LOGIC;
               : in STD LOGIC;
          C in : in STD LOGIC;
          S : out STD LOGIC;
          C_out : out STD_LOGIC
     );
     end component;
     signal A : STD LOGIC := '0';
     signal B : STD LOGIC := '0';
     signal C_in : STD_LOGIC := '0';
     signal S : STD LOGIC;
     signal C out : STD LOGIC;
begin
     uut: FA
     Port map (
                => A,
          Α
          В
                => B,
          C_in => C_in,
```

```
S \Rightarrow S_{\prime}
          C out => C out
    );
    stim proc: process
    begin
    --230062 \Rightarrow 11\ 1000\ 0010\ 1010\ 1110
    -- First input: 1110 ? A=1, B=1, C in=0
          <= '1';
        <= '1';
    C in <= '0';
    wait for 10 ns;
    -- Second input: 1010 ? A=1, B=0, C in=1
          <= '1';
          <= '0';
    В
    C in <= '1';
        wait for 10 ns;
    -- Third input: 0010 ? A=0, B=0, C in=1
    A <= '0';
         <= '0';
    C in <= '1';
    wait for 10 ns;
    -- Fourth input: 1000 ? A=1, B=0, C_in=0
    A <= '1';
          <= '0';
    C in <= '0';
    wait for 10 ns;
    wait;
    end process;
end Behavioral;
```

Full Adder - Timing Diagram




3 bit Adder- Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity CLA_3bit is
    Port (
               : in STD LOGIC VECTOR(2 downto 0);
               : in STD_LOGIC_VECTOR(2 downto 0);
        Cin : in STD LOGIC;
        Sum : out STD LOGIC VECTOR(2 downto 0);
        Cout : out STD LOGIC
    );
end CLA 3bit;
architecture Behavioral of CLA 3bit is
    component FA
        Port (
                  : in STD LOGIC;
             Α
                  : in STD LOGIC;
             C in : in STD LOGIC;
             S : out STD LOGIC;
             C_out : out STD_LOGIC
        );
    end component;
    signal P, G: STD LOGIC VECTOR(2 downto 0); -- propagate and
generate
    signal C : STD LOGIC VECTOR(3 downto 0); -- carries, C(0) = Cin
begin
    C(0) \ll Cin;
    -- Propagate and generate signals
    P(0) \le A(0) \text{ xor } B(0);
    P(1) \le A(1) \times B(1);
    P(2) \le A(2) \times B(2);
    G(0) \le A(0) \text{ and } B(0);
    G(1) \le A(1) \text{ and } B(1);
    G(2) \le A(2) \text{ and } B(2);
    -- Carry Lookahead logic
    C(1) \le G(0) \text{ or } (P(0) \text{ and } C(0));
    C(2) \le G(1) \text{ or } (P(1) \text{ and } C(1));
    C(3) \le G(2) \text{ or } (P(2) \text{ and } C(2));
    -- Full Adders with explicit named port mapping
    FA0: FA port map (
```

```
=> A(0),
       A
        A = - A(0),
B = B(0),
        C_{in} => C(0),
        S = > Sum(0),
        C out => open
    );
    FA1: FA port map (
       A => A(1),
        В
             => B(1),
        C_{in} => C(1),
        S = > Sum(1),
        C_out => open
    );
    FA2: FA port map (
       A
           => A(2),
        В
            => B(2),
        C in => C(2),
        S = > Sum(2),
       C_out => open
    );
    Cout \leftarrow C(3);
end Behavioral;
```

3 bit Adder - Design Schematic



3 bit Adder - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity CLA 3bit tb is
end CLA 3bit tb;
architecture Behavioral of CLA 3bit tb is
   -- Component Declaration of the Unit Under Test (UUT)
   component CLA 3bit
       Port (
           A
                : in STD LOGIC VECTOR(2 downto 0);
                : in STD LOGIC VECTOR(2 downto 0);
           Cin : in STD LOGIC;
           Sum : out STD LOGIC VECTOR(2 downto 0);
           Cout : out STD LOGIC
       );
   end component;
   -- Testbench signals
   signal A_tb : STD_LOGIC_VECTOR(2 downto 0) := "000";
   signal B tb
                 : STD LOGIC VECTOR(2 downto 0) := "000";
   signal Cin tb : STD LOGIC := '0';
   signal Sum tb : STD LOGIC VECTOR(2 downto 0);
   signal Cout tb : STD LOGIC;
begin
   -- Instantiate the Unit Under Test (UUT)
   uut: CLA 3bit
       port map (
                 => A tb,
           A
                => B tb,
           Cin => Cin tb,
           Sum => Sum tb,
           Cout => Cout tb
       );
   -- Stimulus process
   stim proc: process
   begin
        -- Test vector 1: 000 + 000 + 0 = 000
       A tb <= "000"; B tb <= "000"; Cin tb <= '0';
       wait for 10 ns;
       -- Test vector 2: 001 + 001 + 0 = 010
       A tb <= "001"; B tb <= "001"; Cin tb <= '0';
       wait for 10 ns;
```

```
-- Test vector 3: 010 + 010 + 1 = 101
        A tb <= "010"; B tb <= "010"; Cin tb <= '1';
        wait for 10 ns;
        -- Test vector 4: 011 + 011 + 0 = 110
        A_tb <= "011"; B_tb <= "011"; Cin_tb <= '0';
        wait for 10 ns;
        -- Test vector 5: 100 + 100 + 0 = 000 (overflow)
        A_tb <= "100"; B_tb <= "100"; Cin_tb <= '0';
        wait for 10 ns;
        -- Test vector 6: 111 + 111 + 1 = 111 (Sum), Cout = 1
        A tb <= "111"; B tb <= "111"; Cin tb <= '1';
        wait for 10 ns;
       -- End simulation
       wait;
    end process;
end Behavioral;
```


3 bit Adder - Timing Diagram

Name	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns 60 ns	70 ns
> • A_tb[2:0]	7	0	1	2	3	4		7
> W B_tb[2:0]	7	0	1	2	3	4	<u> </u>	7
le Cin_tb	1							
> W Sum_tb[2:0]	7	0	2	5	6	0	(7
¹⊌ Cout_tb	1							

Program Counter - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Program Counter 3bit is
    Port (
       Mux out : in STD LOGIC VECTOR(2 downto 0); -- Next PC value
               : in STD LOGIC;
                : in STD LOGIC;
        Res
                : out STD LOGIC VECTOR(2 downto 0) -- Current PC
value
               : out STD LOGIC VECTOR(2 downto 0) -- Inverted PC
       -- Qbar
value
    );
end Program Counter 3bit;
architecture Behavioral of Program Counter 3bit is
    signal PC : STD LOGIC VECTOR(2 downto 0) := "000";
begin
    process(Clk, Res)
   begin
        if rising edge(Clk) then
              if Res = '1' then
                 PC <= "000";
                 PC <= Mux out;
              end if;
        end if;
    end process;
       <= PC;
   -- Qbar <= not PC;
end Behavioral;
```

Program Counter - Design Schematic



Program Counter - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Program Counter 3bit tb is
end Program Counter 3bit tb;
architecture behavior of Program Counter 3bit tb is
    -- Component Declaration
    component Program Counter 3bit is
        Port (
            Mux out : in STD LOGIC VECTOR(2 downto 0);
            Clk : in STD_LOGIC;
                  : in STD LOGIC;
                   : out STD LOGIC VECTOR(2 downto 0)
        );
    end component;
    -- Testbench signals
    signal Mux out : STD LOGIC VECTOR(2 downto 0) := "000";
    signal Clk : STD_LOGIC := '0';
signal Res : STD_LOGIC := '0';
    signal Q
              : STD LOGIC VECTOR(2 downto 0);
    constant clk period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Program Counter 3bit
        port map (
            Mux out => Mux out,
            Clk => Clk,
           Res
                   => Res,
                   => Q
            Q
        );
    -- Clock generation process
    clk process :process
    begin
        while true loop
            Clk <= '0';
            wait for clk period/2;
            Clk <= '1';
            wait for clk period/2;
        end loop;
    end process;
    -- Stimulus process
```

```
stim proc: process
    begin
        -- Reset the PC
        Res <= '1';
        wait for clk period;
        Res <= '0';
        -- Apply test values
        wait for clk period;
        Mux out <= "\overline{0}01"; -- PC = 001
        wait for clk period;
        Mux out <= "\overline{0}10"; -- PC = 010
        wait for clk period;
        Mux out <= "011"; -- PC = 011
        wait for clk period;
        Mux out <= "111"; -- PC = 111
        wait for clk period;
        -- Trigger reset again
        Res <= '1';
        wait for clk_period;
        Res <= '0';
        -- Apply another value
        Mux out <= "100";
        wait for clk_period;
        wait; -- Wait forever
    end process;
end behavior;
```


Program Counter - Timing Diagram



Slow clock - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Slow Clk is
     Port ( Clk_in : in STD_LOGIC;
           Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow Clk is
signal count : integer := 0;
signal clk status : std logic :='0';
begin
     process (Clk in) begin
     if (rising edge(Clk in)) then
           count <= count + 1;
                 if(count = 50000000) then
                 clk status <= not clk status;</pre>
                 count <= 0;
           end if;
     end if;
     end process;
 Clk out <= clk status;</pre>
end Behavioral;
```


Slow clock - Design Schematic



Slow clock - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Slow Clock TB is
end Slow Clock TB;
architecture Behavioral of Slow Clock TB is
     component Slow Clk
     Port (
           Clk in : in STD LOGIC;
           Clk out : out STD LOGIC
     );
     end component;
     signal Clk in tb : STD LOGIC := '0';
     signal Clk out tb : STD LOGIC;
     constant clk period : time := 10 ns; -- 100 MHz clock
begin
     uut: Slow Clk port map (
     Clk_in => Clk_in_tb,
     Clk_out => Clk_out_tb
     );
     clk_process: process
     begin
     while true loop
           Clk in tb <= '0';
           wait for clk period / 2;
           Clk in tb <= '1';
           wait for clk period / 2;
     end loop;
     end process;
     stim proc: process
     begin
     wait for 2 ms;
     wait;
     end process;
end Behavioral;
```


Slow down Clock - Timing Diagram



2-way 3-bit Multiplexer - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux2_3bit is
    Port (
        A : in STD LOGIC VECTOR(2 downto 0); -- Input 0
        B : in STD_LOGIC_VECTOR(2 downto 0); -- Input 1
        Sel : in STD LOGIC;
                                               -- Select line
        Y : out STD LOGIC VECTOR(2 downto 0) -- Output
    );
end Mux2_3bit;
architecture Behavioral of Mux2 3bit is
begin
    process (A, B, Sel)
   begin
        if Sel = '0' then
            Y \ll A;
        else
            Y <= B;
        end if;
    end process;
end Behavioral;
```

2-way 3-bit Multiplexer - Design Schematic



2-way 3-bit Multiplexer - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux2 3bit tb is
end Mux2 3bit tb;
architecture Behavioral of Mux2 3bit tb is
    -- Component declaration
    component Mux2 3bit
        Port (
           A : in STD LOGIC VECTOR(2 downto 0);
           B : in STD LOGIC VECTOR(2 downto 0);
           Sel : in STD LOGIC;
           Y : out STD_LOGIC_VECTOR(2 downto 0)
        );
    end component;
    -- Testbench signals
    signal A_tb, B_tb, Y_tb : STD_LOGIC VECTOR(2 downto 0);
    signal Sel tb : STD LOGIC;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Mux2_3bit
       port map (
           A => A tb,
           B \Rightarrow B_{tb}
           Sel => Sel tb,
           Y => Y tb
        );
    -- Stimulus process
    stim proc: process
    begin
        -- Test 1: Select A
       A tb <= "000"; B tb <= "111"; Sel tb <= '0';
        wait for 10 ns;
        -- Test 2: Select B
        Sel tb <= '1';
        wait for 10 ns;
        -- Test 3: Change inputs
        A tb <= "101"; B tb <= "010"; Sel tb <= '0';
        wait for 10 ns;
        Sel tb <= '1';
```


```
wait for 10 ns;

-- Test 4: Same values on A and B
A_tb <= "011"; B_tb <= "011"; Sel_tb <= '0';
wait for 10 ns;

Sel_tb <= '1';
wait for 10 ns;

-- End simulation
wait;
end process;
end Behavioral;</pre>
```


2-way 3-bit Multiplexer Timing Diagram



2-way 4-bit Multiplexer - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity w2 4 MUX is
     Port ( Load Select : in STD LOGIC;
           Immediate : in STD LOGIC VECTOR (3 downto 0);
           S : in STD LOGIC VECTOR (3 downto 0);
           Value_In : out STD_LOGIC_VECTOR (3 downto 0));
end w2 4 MUX;
architecture Behavioral of w2 4 MUX is
process(Load_Select, Immediate, S)
begin
     if (Load Select = '0') then
     Value In <= S;</pre>
     else
     Value In <= Immediate;</pre>
     end if;
end process;
end Behavioral;
```

2-way 4-bit Multiplexer - Design Schematic



2-way 4-bit Multiplexer - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity w2 4 MUX TB is
-- Port ();
end w2 4 MUX TB;
architecture Behavioral of w2\ 4\ MUX\ TB is
     component w2 4 MUX
     Port ( Load Select : in STD LOGIC;
                 Immediate : in STD LOGIC VECTOR (3 downto 0);
                 S : in STD LOGIC VECTOR (3 downto 0);
                 Value In : out STD LOGIC VECTOR (3 downto 0));
     end component;
     signal A in, B in, Value Out : STD LOGIC VECTOR(3 downto 0);
     signal S_in : STD_LOGIC;
begin
     uut: w2 4 MUX port map (
     Load_Select => S_in,
     Immediate => B in,
     S \Rightarrow A in,
     Value_In => Value Out
     );
     stim proc: process
     begin
     --230356 \Rightarrow 11 1000 0011 1101 0100
     -- First case: 0100 and 1101
     A in <= "0100";
     B in <= "1101";
     S in <= '0';
     wait for 200 ns;
     S in <= '1';
     wait for 200 ns;
     S in <= '0';
     wait for 100 ns;
     -- Second case: 0011 and 1000
     A in <= "0011";
     \overline{B} in <= "1000";
     S in <= '1';
     wait for 200 ns;
```

```
S_in <= '0';
wait;
end process;
end Behavioral;</pre>
```


2-way 4-bit Multiplexer - Timing Diagram



8-way 4-bit Multiplexer - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 8 W 4 B is
    Port (
              : in STD LOGIC VECTOR (3 downto 0);
        Α0
        Α1
               : in STD_LOGIC_VECTOR (3 downto 0);
              : in STD LOGIC VECTOR (3 downto 0);
        A2
              : in STD LOGIC VECTOR (3 downto 0);
       A3
        Α4
              : in STD LOGIC VECTOR (3 downto 0);
        Α5
              : in STD LOGIC VECTOR (3 downto 0);
              : in STD LOGIC VECTOR (3 downto 0);
        Α6
        Α7
              : in STD LOGIC VECTOR (3 downto 0);
        C OUT : out STD LOGIC VECTOR (3 downto 0);
              : in STD LOGIC VECTOR (2 downto 0)
    );
end Mux 8 W 4 B;
architecture Behavioral of Mux 8 W 4 B is
begin
process (S, A0, A1, A2, A3, A4, A5, A6, A7)
begin
case S is
  when "000" => C OUT <= A0;
  when "001" => C OUT <= A1;
  when "010" => C OUT \leq A2;
  when "011" => C_{OUT} <= A3;
  when "100" => C OUT <= A4;
  when "101" => C OUT <= A5;
  when "110" => C OUT <= A6;
  when "111" => C - OUT <= A7;
 when others => C OUT <= (others => '0');
 end case;
end process;
end Behavioral;
```

8-way 4-bit Multiplexer Design Schematic



8-way 4-bit - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Mux 8 W 4 B is
end TB Mux 8 W 4 B;
architecture Behavioral of TB Mux 8 W 4 B is
    component Mux 8 W 4 B
        Port (
            Α0
                  : in STD LOGIC VECTOR (3 downto 0);
                  : in
            Α1
                        STD LOGIC VECTOR (3 downto 0);
                        STD LOGIC VECTOR (3 downto 0);
            Α2
                  : in
                        STD LOGIC VECTOR (3 downto 0);
            A3
                  : in
            Α4
                  : in
                        STD LOGIC VECTOR (3 downto 0);
                        STD LOGIC VECTOR (3 downto 0);
            Α5
                  : in
                        STD LOGIC VECTOR (3 downto 0);
            Α6
                  : in
            Α7
                  : in
                        STD LOGIC VECTOR (3 downto 0);
            C_OUT : out STD_LOGIC_VECTOR (3 downto 0);
                  : in
                        STD LOGIC VECTOR (2 downto 0)
        );
    end component;
    -- Signals to connect to the UUT
    signal AO, A1, A2, A3, A4, A5, A6, A7 : STD LOGIC VECTOR(3 downto
0);
                                           : STD LOGIC VECTOR(3 downto
    signal C OUT
0);
```

```
signal S
                                            : STD LOGIC VECTOR(2 downto
0);
begin
    -- Instantiate the Unit Under Test (UUT)
    UUT: Mux_8_W_4_B
        port map (
                  => A0
            Α0
            Α1
                 => A1,
            A2 \Rightarrow A2
            A3 => A3,
            A4
                 => A4
            A5
                 => A5
            Α6
                 => A6,
            A7 => A7
            C OUT => C OUT,
                 => S
            S
        );
    -- Stimulus process to drive the inputs
    process
    begin
        -- Set all input values
        A0 <= "0011"; -- 3
                       -- 0
        A1 <= "0000";
        A2 <= "1000"; -- 8
        A3 <= "1111"; -- F
        A4 <= "0101"; -- 5
        A5 <= "1101";
                       -- D
        A6 <= "0111"; -- 7
        A7 <= "1100"; -- C
        -- Test all selector inputs
        S \le "000"; wait for 100 ns; -- Expect C OUT = A0 = 0011
        S \le "001"; wait for 100 ns; -- Expect C OUT = A1 = 0000
        S <= "010"; wait for 100 ns; -- Expect C_OUT = A2 = 1000 S <= "011"; wait for 100 ns; -- Expect C_OUT = A3 = 1111
        S \le 100; wait for 100 ns; -- Expect C OUT = A4 = 0101
        S \le "101"; wait for 100 ns; -- Expect C OUT = A5 = 1101
        S \le "110"; wait for 100 ns; -- Expect C OUT = A6 = 0111
        S \le "111"; wait for 100 ns; -- Expect C OUT = A7 = 1100
        wait; -- Stop simulation
    end process;
end Behavioral;
```


8-way 4-bit Timing Diagram

											1,000.000 ns
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
> W A0[3:0]	3						3				
> W A1[3:0]	0						0				
> W A2[3:0]	8						8				
> W A3[3:0]	f						t				
> W A4[3:0]	5						5				
> W A5[3:0]	d						d				
> W A6[3:0]	7						7				
> W A7[3:0]	С						c				
> ♥ C_O:0]	С	3	0	8	f	5	d	7		e	
> W S[2:0]	7	0	1	2	3	4	5	6	X	7	

3-to-8 Decoder - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder_3_TO_8 is
     Port (
          I : in STD LOGIC VECTOR(2 downto 0);
          Y : out STD_LOGIC_VECTOR(7 downto 0)
     );
end Decoder 3 TO 8;
architecture Behavioral of Decoder 3 TO 8 is
begin
process(I)
begin
     case I is
        when "000" \Rightarrow Y \Leftarrow "0000001";
        when "001" \Rightarrow Y \Leftarrow "00000010";
        when "010" \Rightarrow Y \Leftarrow "00000100";
        when "011" \Rightarrow Y \Leftarrow "00001000";
        when "100" \Rightarrow Y \Leftarrow "00010000";
        when "101" \Rightarrow Y \Leftarrow "00100000";
        when "110" \Rightarrow Y \Leftarrow "01000000";
        when "111" \Rightarrow Y \Leftarrow "10000000";
        when others => Y <= "00000000";
     end case;
end process;
end Behavioral;
```

3-to-8 Decoder Design Schematic



3-to-8 Decoder - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Decode 3 To 8 is
end TB Decode 3 To 8;
architecture Behavioral of TB_Decode_3 To_8 is
    -- Component declaration matches the decoder without EN
    component Decoder 3 TO 8
        Port (
            I : in STD LOGIC VECTOR(2 downto 0);
            Y : out STD LOGIC VECTOR(7 downto 0)
        );
    end component;
    -- Signals for testing
    signal i : STD_LOGIC_VECTOR(2 downto 0);
    signal y : STD LOGIC VECTOR(7 downto 0);
begin
    -- Instantiate the Unit Under Test (UUT)
    UUT: Decoder 3 TO 8
        port map (
            I \Rightarrow i
            Y => y
        );
    -- Stimulus process
    process
    begin
        i <= "000";
        wait for 100 ns;
        i <= "001";
        wait for 100 ns;
        i <= "010";
        wait for 100 ns;
        i <= "011";
        wait for 100 ns;
        i <= "100";
        wait for 100 ns;
        i <= "101";
        wait for 100 ns;
```


```
i <= "110";
wait for 100 ns;

i <= "111";
wait for 100 ns;

wait; -- Stop simulation
end process;

end Behavioral;</pre>
```


3-to-8 Decoder Timing Diagram



4-Bit Register - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Reg_4_B is
    Port (
              : in STD LOGIC VECTOR(3 downto 0);
             : in STD LOGIC;
        Clk : in STD LOGIC;
        Reset : in STD LOGIC;
              : out STD LOGIC VECTOR(3 downto 0)
    );
end Reg_4_B;
architecture Behavioral of Reg 4 B is
signal CO : STD_LOGIC_VECTOR(3 downto 0) := (others=>'0');
begin
process (Clk, En)
begin
    if rising edge(Clk) then
        if Reset = '1' then
            CO <= "0000"; -- Synchronous reset
        else
          if En = '1' then
              CO <= D;
          end if;
        end if;
    end if;
end process;
 Q <= CO;
end Behavioral;
```

4-Bit Register Design Schematic




4-Bit Register - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Reg 4 B is
   -- No ports for a testbench
end TB Reg 4 B;
architecture Behavioral of TB Reg 4 B is
   -- Component declaration for the Unit Under Test (UUT)
   component Reg 4 B is
       Port (
           D
                : in STD LOGIC VECTOR(3 downto 0);
                : in STD LOGIC;
           Clk : in STD_LOGIC;
           Reset : in STD LOGIC;
              : out STD LOGIC VECTOR(3 downto 0)
       );
   end component;
   -- Testbench signals
   signal Clk, En, Rst : STD LOGIC;
   signal D
                       : STD LOGIC VECTOR(3 downto 0);
   signal Q
                       : STD LOGIC VECTOR(3 downto 0);
begin
   -- Instantiate the Unit Under Test (UUT)
   UUT: Reg 4 B
       port map (
           Clk => Clk,
           Reset => Rst,
           En => En,
           D
                => D
           Q
                 => Q
       );
   -- Clock generation process (10ns period)
   clock process: process
   begin
       while true loop
           Clk <= '0';
           wait for 5 ns;
           Clk <= '1';
           wait for 5 ns;
       end loop;
   end process;
   -- Stimulus process to test behavior
```

```
reg process: process
   begin
        -- Apply asynchronous reset
        Rst <= '1';
        En <= '0';
        D <= "0111";
        wait for 100 ns;
        -- Release reset, don't write yet
        Rst <= '0';
        D <= "1111";
        wait for 100 ns;
        -- Enable write and allow storing of "1111"
        En <= '1';
        wait for 10 ns;
        -- Change data to "0011", should be stored on next clock
        D <= "0011";
        wait for 100 ns;
        -- Reset the register again
        Rst <= '1';
        wait for 100 ns;
        -- Release reset and load new data
       Rst <= '0';
        D <= "0101";
       wait for 100 ns;
        -- End of simulation
        wait;
    end process;
end Behavioral;
```

4-Bit Register Timing Diagram



Register Bank - Design


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Register Bank is
   Port (
       Value In : in STD LOGIC VECTOR(3 downto 0);
             : in STD LOGIC;
       Reg En : in STD LOGIC VECTOR(2 downto 0);
       Reset : in STD LOGIC;
                : out STD LOGIC VECTOR(3 downto 0);
       R0
       R1
               : out STD LOGIC VECTOR(3 downto 0);
       R2
               : out STD LOGIC VECTOR(3 downto 0);
       R3
               : out STD LOGIC VECTOR(3 downto 0);
       R4
               : out STD LOGIC VECTOR(3 downto 0);
               : out STD LOGIC VECTOR(3 downto 0);
       R5
               : out STD_LOGIC_VECTOR(3 downto 0);
       R7
               : out STD LOGIC VECTOR(3 downto 0)
   );
end Register Bank;
architecture Behavioral of Register Bank is
   component Decoder 3 to 8
       Port (
           I : in STD LOGIC VECTOR;
           Y : out STD LOGIC VECTOR
        );
   end component;
   component Reg 4 B
        Port (
                 : in STD LOGIC VECTOR(3 downto 0);
           En
                 : in STD LOGIC;
           Clk : in STD LOGIC;
           Reset : in STD LOGIC;
                : out STD LOGIC VECTOR(3 downto 0) := "0000"
        );
   end component;
   signal reg en out : STD LOGIC VECTOR(7 downto 0);
begin
   -- Decoder to enable only one register based on Reg En
   Decode 3 to 8 0 : Decoder 3 to 8
        Port map (
           I \Rightarrow Reg En,
           Y => reg en out
       );
```

```
-- R0 is hardwired to 0000 (read-only)
Reg 0 : Reg 4 B
    Port map (
        D => "0000",
            => '1',
        En
        Clk => Clk,
        Reset => Reset,
          => R0
    );
Reg 1 : Reg 4 B
    Port map (
        D => Value In,
            => reg_en_out(1),
        En
        Clk => Clk,
       Reset => Reset,
             => R1
    );
Reg 2 : Reg 4 B
    Port map (
       D => Value_In,
En => reg_en_out(2),
        Clk => Clk,
       Reset => Reset,
            => R2
        Q
    );
Reg 3 : Reg 4 B
    Port map (
        D => Value_In,
En => reg_en_out(3),
        Clk => Clk,
        Reset => Reset,
          => R3
    );
Reg_4 : Reg_4_B
    Port map (
        D => Value In,
        En
            => reg en out(4),
        Clk => Clk,
       Reset => Reset,
            => R4
    );
Reg 5 : Reg 4 B
    Port map (
        D => Value_In,
En => reg_en_out(5),
        Clk => Clk,
```

```
Reset => Reset,
       Q => R5
   );
Reg 6 : Reg 4 B
   Port map (
           => Value_In,
       D
           => reg en out(6),
       En
       Clk => Clk,
       Reset => Reset,
           => R6
   );
Reg_7 : Reg_4_B
   Port map (
       D => Value In,
       En = reg_en_out(7),
       Clk => Clk,
       Reset => Reset,
           => R7
   );
```

end Behavioral;

Register Bank Design Schematic



Register Bank - Test Bench


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Register Bank is
-- No ports for testbench
end TB Register Bank;
architecture Behavioral of TB Register Bank is
   component Register Bank
       Port (
           Value In : in STD LOGIC VECTOR(3 downto 0);
                 : in STD LOGIC;
           Reg En : in STD LOGIC VECTOR(2 downto 0);
           Reset : in STD LOGIC;
           R0
                    : out STD LOGIC VECTOR(3 downto 0);
           R1
                   : out STD LOGIC VECTOR(3 downto 0);
                   : out STD_LOGIC_VECTOR(3 downto 0);
           R2
           R3
                   : out STD LOGIC VECTOR(3 downto 0);
           R4
                   : out STD LOGIC VECTOR(3 downto 0);
           R5
                   : out STD LOGIC VECTOR(3 downto 0);
           R6
                   : out STD LOGIC VECTOR(3 downto 0);
           R7
                   : out STD LOGIC VECTOR(3 downto 0)
       );
   end component;
   signal input : STD LOGIC VECTOR(3 downto 0);
   signal clk
                  : STD LOGIC := '0';
   signal reset : STD LOGIC := '0';
   signal selecter : STD LOGIC VECTOR(2 downto 0);
   signal Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 : STD_LOGIC_VECTOR(3 downto
0);
begin
   -- Instantiate the Unit Under Test (UUT)
   UUT: Register Bank
       port map (
           Value In => input,
           Clk => clk,
           Reg En => selecter,
           Reset => reset,
           R0
                   => Q0,
           R1
                   => Q1,
           R2
                   => Q2,
           R3
                   => Q3,
           R4
                   => Q4
           R5
                   => 0.5
                    => Q6,
           R6
```

```
R7 => Q7
    );
-- Clock generation process (10 ns period)
process
begin
    Clk <= NOT Clk;
    wait for 5 ns;
end process;
-- Stimulus process
process
begin
    reset <= '1';
    wait for 5 ns;
    reset <= '0';
    selecter <= "000";</pre>
    wait for 10 ns;
    input <= "0101"; -- 5
    wait for 100 ns;
    selecter <= "001";</pre>
    wait for 10 ns;
    input <= "0011"; -- 3
    wait for 100 ns;
    selecter <= "010";</pre>
    wait for 10 ns;
    input <= "1111"; -- F
    wait for 100 ns;
    selecter <= "011";</pre>
    wait for 5 ns;
    input <= "0111"; -- 7
    wait for 100 ns;
    selecter <= "100";</pre>
    wait for 10 ns;
    input <= "0000"; -- 0
    wait for 100 ns;
    selecter <= "101";</pre>
    wait for 10 ns;
    input <= "1000"; -- 8
    wait for 100 ns;
    selecter <= "110";</pre>
    wait for 10 ns;
    input <= "1100"; -- C
    wait for 100 ns;
```

```
selecter <= "111";
wait for 10 ns;
input <= "1101"; -- D
wait for 100 ns;

reset <= '1';
wait;
end process;
end Behavioral;</pre>
```

Register Bank Timing Diagram




4_bit_add_sub_unit - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ADD SUB is
      Port ( A : in STD LOGIC VECTOR (3 downto 0);
            B : in STD LOGIC VECTOR (3 downto 0);
            AddSub Select : in STD LOGIC;
            Overflow: out STD LOGIC;
            Zero : out STD LOGIC;
            S : out STD LOGIC VECTOR (3 downto 0));
end ADD SUB;
architecture Behavioral of ADD SUB is
component FA
Port ( A : in STD LOGIC;
      B : in STD LOGIC;
      C in : in STD LOGIC;
      S : out STD LOGIC;
      C out : out STD LOGIC);
end component;
SIGNAL FAO S, FAO C, FA1 S, FA1 C, FA2 S, FA2 C, FA3 S, FA3 C , B0,
B1, B2, B3 : std_logic;
SIGNAL S out : STD LOGIC VECTOR(3 downto 0);
begin
B0 <= B(0) XOR AddSub Select;
B1 <= B(1) XOR AddSub Select;
B2 <= B(2) XOR AddSub Select;
B3 <= B(3) XOR AddSub Select;
FA 0 : FA
     port map (
      A \Rightarrow A(0)
      B \Rightarrow B0,
     C in => AddSub Select ,
      S \Rightarrow S_out(0),
      C \text{ Out } => FA0 C);
FA 1 : FA
     port map (
     A => A(1),
     B \Rightarrow B1
      C in => FA0 C,
      S \Rightarrow S_{out(1)}
     C \text{ Out} \Rightarrow FA1 C);
FA 2 : FA
     port map (
```

```
A \Rightarrow A(2)
      B \Rightarrow B2,
      C in => FA1 C
      S = > S out(2),
      C Out => FA2 C);
FA_3 : FA
      port map (
      A \Rightarrow A(3),
      B \Rightarrow B3,
      C in => FA2 C,
      S => S out(3),
      C Out => FA3 C);
 Overflow <= FA2 C;
 S <= S out;</pre>
 Zero \stackrel{-}{<} not (S_out(0) or S_out(1) or S_out(2) or S_out(3) or FA3_C);
end Behavioral;
```

4_bit_add_sub_unit Design Schematic



4_bit_add_sub_unit - TB

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ADD SUB TB is
-- Port ();
end ADD SUB TB;
architecture Behavioral of ADD SUB TB is
     component ADD SUB
     Port (
           A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           AddSub Select : in STD LOGIC;
           Overflow: out STD LOGIC;
           Zero : out STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0)
     );
     end component;
     signal A tb : STD LOGIC VECTOR (3 downto 0);
     signal B tb : STD LOGIC VECTOR (3 downto 0);
     signal AddSub Select tb : STD LOGIC;
     signal Overflow tb : STD LOGIC;
     signal Zero tb : STD LOGIC;
     signal S tb : STD LOGIC VECTOR (3 downto 0);
begin
     uut: ADD SUB port map (
     A => A tb,
     B \Rightarrow B tb,
     AddSub Select => AddSub Select tb,
     Overflow => Overflow tb,
     Zero => Zero tb,
     S \Rightarrow S tb
     );
     stim proc: process
     begin
     --230253 \Rightarrow 11 1000 0011 0110 1101
     -- Test case 1: 1101 + 0110 (13 + 6 = 19)
     A tb <= "1101";
     B tb <= "0110";
     AddSub Select tb <= '0'; -- 0 = Addition
     wait for 10 ns;
     --Test case 2: subtract 15 from 8
     AddSub Select tb <= '1';
```

```
A tb <= "1000";
    B tb <= "1111";
    AddSub_Select_tb <= '1';</pre>
    wait for 10 ns;
    -- Test case 3: 0011 + 1000 (3 + 8 = 11)
    A tb <= "0011";
    B tb <= "1000";
    AddSub_Select_tb <= '0'; -- 0 = Addition
      wait for 10 ns;
    --Test case 4: subtract 7 from 15
    AddSub_Select_tb <= '1';
    A tb \leq "1111";
    B tb <= "0111";
    wait;
    end process;
end Behavioral;
```


4_bit_add_sub_unit Timing Diagram

Value	0 ns	10 ns	20 ns	20 mg 40 mg
				30 ns 40 ns
		8	3	f
,	6	f	8	7
	! :			
;	3	9	ь	8

Bitwise Operator - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Bitwise operator is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           Bit Select : in STD LOGIC VECTOR (1 downto 0);
           Bit Out : out STD LOGIC VECTOR (3 downto 0));
end Bitwise operator;
architecture Behavioral of Bitwise operator is
begin
process(A,B,Bit Select)
begin
    case Bit Select is
       when "00" => --compliment
             Bit Out <= Not B ;
       when "01" \Rightarrow --and
            Bit Out <= A and B;
       when "10" => --or
            Bit Out <= A or B;
       when "11" \Rightarrow --xor
            Bit Out <= A xor B;
       when others =>
            Bit Out <= (others => '0'); -- or assign to A, or keep
last value if desired
    end case;
end process;
end Behavioral;
```

Bitwise Operator Design Schematic



Bitwise Operator- Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity tb Bitwise operator is
end tb Bitwise operator;
architecture Behavioral of tb Bitwise operator is
    -- Component Declaration
    component Bitwise operator
        Port (
                       : in STD LOGIC VECTOR(3 downto 0);
           Α
                       : in STD LOGIC VECTOR(3 downto 0);
           Bit Select : in STD LOGIC VECTOR(1 downto 0);
           Bit Out : out STD LOGIC VECTOR(3 downto 0)
        );
    end component;
    -- Signals
                    : STD LOGIC VECTOR(3 downto 0) := (others =>
    signal A
'0');
    signal B
                      : STD LOGIC VECTOR(3 downto 0) := (others =>
'0');
    signal Bit Select : STD LOGIC VECTOR(1 downto 0) := "00";
    signal Bit Out : STD LOGIC VECTOR(3 downto 0);
begin
    -- Instantiate the Unit Under Test (UUT)
```

```
uut: Bitwise operator
        port map (
            A => A
            B \Rightarrow B_{\prime}
            Bit Select => Bit Select,
            Bit Out => Bit Out
        );
    -- Test Process
    stim_proc: process
    begin
        -- Test NOT A
        A <= "1010";
        B <= "0000"; -- unused
        Bit Select <= "00";
        wait for 10 ns;
        -- Test A AND B
        A <= "1100";
        B <= "1010";
        Bit Select <= "01";
        wait for 10 ns;
        -- Test A OR B
        A <= "0101";
        B <= "0011";
        Bit Select <= "10";
        wait for 10 ns;
        -- Test A XOR B
        A <= "1001";
        B <= "1100";
        Bit Select <= "11";
        wait for 10 ns;
        wait;
    end process;
end Behavioral;
```

Bitwise Operator Timing Diagram


Name	Value	0 ns		20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns
> 6 A]	9	a	(c	5				9		
> 😽 B]	С		(a)	3				c		
> 😽 Bi	3	0	1	2				3		
> 😽 B]	5	f	8	7				5		

Program Rom - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Program ROM is
    Port ( Memory Select : in STD LOGIC VECTOR (2 downto 0);
            Instruction : out STD LOGIC VECTOR (12 downto 0));
end Program ROM;
architecture Behavioral of Program ROM is
    type rom type is array (0 to 7) of std logic vector(12 downto 0);
    signal P ROM : rom type := (
              "0101110000011", -- MOVI R7, 3
               "0100010000001",
                                    -- MOVI R1, 1
               "0010010000000",
                                    -- NEG R1
              "0100100000011",
"0000100010000",
"00001110100000",
                                    -- MOVI R2, 3
--
                                    -- ADD R2, R1
                                    -- ADD R7, R2
               "0110100000110",
__
                                    -- JZR R2, 6
               "0110000000100"
                                     -- JZR RO, 4
__
            "0101110000011", -- 0 MOVI R7, 3
"0100010000001", -- 1 MOVI R1, 1
"1111110010000", -- 2 bit xor R1 R7
             "0110000000011",
                                  -- 3 JZR R2, 6
             "0000100010000",
                                  -- 4 ADD R2, R1
             "0001110100000",
                                  -- 5 ADD R7, R2
             "0110100000110", -- 6 JZR R2, 6
"011000000100" -- 7 JZR R0, 4
    );
begin
        process(Memory Select)
        begin
             if to integer(unsigned(Memory Select)) < P ROM'length then
                 Instruction <=</pre>
P ROM(to integer(unsigned(Memory Select)));
             else
                 Instruction <= (others => '0');
```

```
end if;
end process;
end Behavioral;
```

Program Rom Design Schematic



Program Rom - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity tb Program ROM is
end tb Program ROM;
architecture Behavioral of tb Program ROM is
    -- Component Declaration
    component Program ROM
        Port (
            Memory Select : in STD LOGIC VECTOR (2 downto 0);
            Instruction : out STD LOGIC VECTOR (12 downto 0)
        );
    end component;
    -- Testbench Signals
    signal Memory Select: STD LOGIC VECTOR(2 downto 0) := "000";
    signal Instruction : STD LOGIC VECTOR(12 downto 0);
begin
    -- Instantiate the Program ROM
    uut: Program ROM
        port map (
           Memory_Select => Memory_Select,
            Instruction => Instruction
        );
```

Program Rom Timing Diagram



Instruction Decoder- Design


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Instruction Decoder is
     Port (
          Instruction : in STD LOGIC VECTOR(12 downto 0); -- 13-
bit instruction
          Reg Check Zero : in STD LOGIC VECTOR(3 downto 0);
         Reg_Enable : out STD_LOGIC_VECTOR(2 downto 0);
Load_Select : out STD_LOGIC;
Immediate : out STD_LOGIC_VECTOR(3 downto 0);
MUX_A_Select : out STD_LOGIC_VECTOR(2 downto 0);
MUX_B_Select : out STD_LOGIC_VECTOR(2 downto 0);
AddSub_Select : out STD_LOGIC_VECTOR(2 downto 0);
          Jump_Flag : out STD_LOGIC;
Jump_Address : out STD_LOGIC_VECTOR(2 downto 0);
          Bit Select : out STD LOGIC VECTOR(1 downto 0);
                 : out STD LOGIC
          Mode
     );
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
   signal opcode : STD LOGIC VECTOR(2 downto 0);
begin
 opcode <= Instruction(12 downto 10);</pre>
 process (opcode, Instruction, Reg Check Zero)
 begin
      -- Default outputs
      Reg_Enable <= (others => '0');
      MUX_A_Select <= (others => '0');

MUX_B_Select <= (others => '0');

Load_Select <= '0';
      Load_Select <= '0';
Immediate <= (others => '0');
      AddSub Select
                                <= '0';
                     <= '0';
      Jump Flag <= '0';</pre>
      Jump Address <= (others => '0');
      case opcode is
```

```
when "000" \Rightarrow -- ADD
              Reg Enable <= Instruction(9 downto 7);</pre>
              MUX A Select <= Instruction(9 downto 7);
              MUX B Select <= Instruction(6 downto 4);
         when "0\overline{0}1" => -- NEG
              Reg Enable <= Instruction(9 downto 7);</pre>
              MUX B Select <= Instruction(9 downto 7);
              AddSub Select <= '1';
         when "010" \Rightarrow -- MOVI
              Reg Enable <= Instruction(9 downto 7);</pre>
              Load Select <= '1';</pre>
              Immediate <= Instruction(3 downto 0);</pre>
         when "011" => -- JZR
                                  <= Instruction(9 downto 7);
              MUX A Select
              Jump Address <= Instruction(2 downto 0);</pre>
              if Reg Check Zero = "0000" then
                  Jump Flag <= '1';</pre>
              end if;
         when "100" => -- Bit complement
               Reg Enable <= Instruction(9 downto 7);</pre>
               MUX B Select <= Instruction(9 downto 7);
               Bit Select <="00";
               Mode <='1';
         when "101" => -- Bit And
               Reg Enable <= Instruction(9 downto 7);</pre>
               MUX A Select <= Instruction(9 downto 7);
               MUX B Select <= Instruction(6 downto 4);
               Bit Select <="01";</pre>
               Mode <='1';
         when "110" => -- Bit Or
               Reg Enable <= Instruction(9 downto 7);</pre>
               MUX A Select <= Instruction(9 downto 7);
               MUX B Select <= Instruction(6 downto 4);
               Bit Select <="10";
               Mode <='1';
         when "111" => -- Bit Xor
               Reg Enable <= Instruction(9 downto 7);</pre>
               MUX A Select <= Instruction(9 downto 7);
               MUX B Select <= Instruction(6 downto 4);
               Bit Select <="11";</pre>
               Mode <='1';
         when others =>
         null;
     end case;
end process;
end Behavioral;
```

Instruction Decoder Design Schematic




Instruction Decoder - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tb Instruction Decoder is
end tb Instruction Decoder;
architecture Behavioral of tb Instruction Decoder is
      -- Component declaration
      component Instruction Decoder
             Port (
                    Instruction : in STD LOGIC VECTOR(12 downto 0);
                    Reg Check Zero : in STD LOGIC VECTOR(3 downto 0);
                   Reg_Enable : out STD_LOGIC_VECTOR(2 downto 0);
Load_Select : out STD_LOGIC;
Immediate : out STD_LOGIC_VECTOR(3 downto 0);
MUX_A_Select : out STD_LOGIC_VECTOR(2 downto 0);
MUX_B_Select : out STD_LOGIC_VECTOR(2 downto 0);
AddSub_Select : out STD_LOGIC_VECTOR(2 downto 0);

AddSub_Select : out STD_LOGIC;
                   Jump_Flag : out STD_LOGIC;
Jump_Address : out STD_LOGIC_VECTOR(2 downto 0);
Bit_Select : out STD_LOGIC_VECTOR(1 downto 0);
Mode : out STD_LOGIC
             );
      end component;
      -- Signals for inputs
      signal Instruction : STD LOGIC VECTOR(12 downto 0) := (others
=> '0');
      signal Reg Check Zero : STD LOGIC VECTOR(3 downto 0) := "0000";
      -- Signals for outputs
      signal Reg_Enable : STD_LOGIC_VECTOR(2 downto 0);
      signal Load_Select : STD_LOGIC;
signal Immediate : STD_LOGIC_VECTOR(3 downto 0);
signal MUX_A_Select : STD_LOGIC_VECTOR(2 downto 0);
signal MUX_B_Select : STD_LOGIC_VECTOR(2 downto 0);
signal AddSub_Select : STD_LOGIC_VECTOR(2 downto 0);
      signal Jump_Flag : STD_LOGIC;
signal Jump_Address : STD_LOGIC_VECTOR(2 downto 0);
signal Bit_Select : STD_LOGIC_VECTOR(1 downto 0);
signal Mode : STD_LOGIC;
begin
      -- Instantiate the Unit Under Test (UUT)
      uut: Instruction Decoder
             Port Map (
                    Instruction => Instruction,
```

```
Reg Check Zero => Reg Check Zero,
         Reg_Enable => Reg_Enable,
Load_Select => Load_Select,
Immediate => Immediate,
MUX_A_Select => MUX_A_Select,
MUX_B_Select => MUX_B_Select,
         AddSub_Select => AddSub_Select,
         Jump_Flag => Jump_Flag,
Jump_Address => Jump_Address,
Bit_Select => Bit_Select,
         Mode
                            => Mode
    );
-- Stimulus process
stim proc: process
begin
    -- MOVI R1, 4 (opcode=010, Reg=001, imm=0100)
     Instruction <= "0100010000100";</pre>
    wait for 10 ns;
     -- ADD R2, R1 (opcode=000, Reg=010, Rb=001)
     Instruction <= "0000100010000";</pre>
    wait for 10 ns;
     -- NEG R3 (opcode=001, Reg=011)
     Instruction <= "0010110000000";</pre>
    wait for 10 ns;
     -- JZR R4, address 3 (opcode=011, Reg=100, addr=011)
     Instruction <= "0111000000011";</pre>
    Reg Check Zero <= "0000"; -- should trigger jump</pre>
    wait for 10 ns;
     -- Bitwise NOT R5 (opcode=100, Reg=101)
     Instruction <= "1001010000000";</pre>
     wait for 10 ns;
     -- Bitwise AND R6, R7 (opcode=101, Ra=110, Rb=111)
     Instruction <= "1011101110000";</pre>
    wait for 10 ns;
     -- Bitwise OR R1, R2 (opcode=110, Ra=001, Rb=010)
     Instruction <= "1100010100000";</pre>
    wait for 10 ns;
     -- Bitwise XOR R3, R4 (opcode=111, Ra=011, Rb=100)
    Instruction <= "1110111000000";</pre>
    wait for 10 ns;
    wait;
end process;
```

Instruction Decoder Timing Diagram



7- Segment Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity LUT 16 7 is
     Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end LUT 16 7;
architecture Behavioral of LUT_16_7 is
type rom_type is array (0 to 15 ) of std_logic vector(6 downto 0);
     signal sevenSegment ROM : rom type := (
                             "1000000", --0
                             "1111001", --1
                             "0100100", --2
                             "0110000", --3
                             "0011001", --4
                             "0010010", --5
                             "0000010", --6
                             "1111000", --7
                             "0000000", --8
                             "0010000", --9
                             "0001000", --A
                             "0000011", --B
                             "1000110", --C
                             "0100001", --D
                             "0000110", --E
                            "0001110" --F
                            );
begin
data <= sevenSegment ROM(to integer(unsigned(address)));</pre>
end Behavioral;
```

7 - Segment Design Schematic



7 - Segment Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Seven Segment TB is
-- Port ();
end Seven_Segment_TB;
architecture Behavioral of Seven Segment TB is
     component LUT 16 7
     Port (
           address : in STD LOGIC VECTOR(3 downto 0);
           data : out STD LOGIC VECTOR(6 downto 0)
     );
     end component;
     signal address : STD_LOGIC_VECTOR(3 downto 0) := (others => '0');
     signal data : STD LOGIC VECTOR(6 downto 0);
begin
     uut: LUT 16 7
     Port map (
           address => address,
           data => data
     );
     stim proc: process
     begin
     for i in 0 to 15 loop
           address <= std logic vector(to unsigned(i, 4));</pre>
           wait for 10 ns;
     end loop;
     wait;
     end process;
end Behavioral;
```

7 - Segment Timing Diagram



Nano processor - Design

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nano Processor is
Port ( Reset : in STD LOGIC; --(Done)
       Clk in : in STD LOGIC;
          Zero : out STD LOGIC;
     Overflow : out STD LOGIC;
          RLED: out STD LOGIC VECTOR (3 downto 0);
    Seven Seg Out : out STD LOGIC VECTOR (6 downto 0);
         Anode: out STD LOGIC VECTOR (3 downto 0);
        Clk Step : in STD LOGIC;
        Clk Mode : in STD LOGIC );
end Nano Processor;
architecture Behavioral of Nano Processor is
----- Program ROM ----- (done)
COMPONENT Program ROM
PORT (
    Memory Select : in STD LOGIC VECTOR (2 downto 0);
    Instruction : out STD LOGIC VECTOR (12 downto 0));
end COMPONENT;
-----(done)
COMPONENT Instruction Decoder
PORT (
         Instruction : in STD_LOGIC_VECTOR(12 downto 0); -- 12-
bit instruction
         Reg Check Zero : in STD LOGIC VECTOR(3 downto 0);
        Reg_Enable : out STD_LOGIC_VECTOR(2 downto 0);
Load_Select : out STD_LOGIC;
Immediate : out STD_LOGIC_VECTOR(3 downto 0);
MUX_A_Select : out STD_LOGIC_VECTOR(2 downto 0);
MUX_B_Select : out STD_LOGIC_VECTOR(2 downto 0);
AddSub_Select : out STD_LOGIC_VECTOR(2 downto 0);

Tump_Float
         Jump_Flag : out STD_LOGIC;
Jump_Address : out STD_LOGIC_VECTOR(2 downto 0);
         Bit Select : out STD LOGIC VECTOR(1 downto 0);
         Mode : out STD LOGIC);
end COMPONENT;
```

```
----- Program Counter ----- (Done)
COMPONENT Program Counter 3bit
PORT ( Mux out : in STD LOGIC VECTOR (2 downto 0);
     : in STD LOGIC;
      : in STD LOGIC;
      : out STD LOGIC VECTOR (2 downto 0));
end COMPONENT;
  ----- 3-bit Adder ----- (Done)
COMPONENT CLA 3bit
      A : in STD LOGIC VECTOR (2 downto 0);
PORT (
       B : in STD LOGIC VECTOR(2 downto 0);
       Cin : in STD LOGIC;
       Sum : out STD_LOGIC_VECTOR(2 downto 0);
       Cout : out STD LOGIC );
end COMPONENT;
----- Register Bank ----- (done)
COMPONENT Register Bank
Port (
       Value In : in STD LOGIC_VECTOR(3 downto 0);
       Clk : in STD LOGIC;
       Reg En : in STD LOGIC VECTOR(2 downto 0);
       Reset : in STD LOGIC;
       R0
              : out STD LOGIC VECTOR(3 downto 0);
              : out STD LOGIC VECTOR(3 downto 0);
       R2
             : out STD LOGIC VECTOR(3 downto 0);
       R3
              : out STD LOGIC VECTOR(3 downto 0);
              : out STD LOGIC VECTOR(3 downto 0);
              : out STD LOGIC VECTOR(3 downto 0);
       R5
              : out STD LOGIC VECTOR(3 downto 0);
       R6
             : out STD LOGIC VECTOR(3 downto 0)
   );
end COMPONENT;
--done----- 4-bit Add/Sub Unit ------
COMPONENT ALU
PORT (
         A : in STD LOGIC VECTOR (3 downto 0);
         B : in STD LOGIC VECTOR (3 downto 0);
         Bit Select : in STD LOGIC VECTOR (1 downto 0);
         AddSub Select : in STD LOGIC;
         Mode : in STD LOGIC;
         F Out : out STD LOGIC VECTOR (3 downto 0);
         Zero : out STD LOGIC;
         Overflow: out STD LOGIC);
end COMPONENT;
```

```
--done----- 8-way 4-bit Mux ------
COMPONENT MUX 8 W 4 B
PORT ( A0 : in STD LOGIC VECTOR (3 downto 0);
A1 : in STD_LOGIC_VECTOR (3 downto 0);
A2 : in STD LOGIC VECTOR (3 downto 0);
A3 : in STD LOGIC VECTOR (3 downto 0);
A4 : in STD_LOGIC_VECTOR (3 downto 0);
A5 : in STD LOGIC VECTOR (3 downto 0);
A6 : in STD LOGIC VECTOR (3 downto 0);
A7 : in STD LOGIC VECTOR (3 downto 0);
S: in STD LOGIC VECTOR (2 downto 0);
C OUT : out STD LOGIC VECTOR (3 downto 0));
end COMPONENT;
----- 2-way 3-bit Mux ----- (Done)
COMPONENT Mux2 3bit
PORT( A : in STD LOGIC VECTOR(2 downto 0); -- Input 0
       B : in STD LOGIC VECTOR(2 downto 0); -- Input 1
       Sel : in STD LOGIC;
                                        -- Select line
       Y : out STD LOGIC VECTOR(2 downto 0) );
end COMPONENT;
--done----- 2-way 4-bit Mux ------
COMPONENT w2 4 MUX
PORT ( Load Select : in STD LOGIC;
Immediate : in STD_LOGIC_VECTOR (3 downto 0);
S : in STD LOGIC VECTOR (3 downto 0);
Value In : out STD LOGIC VECTOR (3 downto 0));
end COMPONENT;
--done------ Slow Clock ------
COMPONENT Slow Clk
PORT( Clk_in : in STD LOGIC;
Clk out : out STD LOGIC);
end COMPONENT;
--done----- Seven Segment ------
COMPONENT LUT 16 7
PORT (address: in STD LOGIC VECTOR (3 downto 0);
data : out STD LOGIC VECTOR (6 downto 0));
end COMPONENT;
```

----- SIGNALS -----

```
SIGNAL Slw Clk : STD LOGIC;
SIGNAL Clk Using : STD LOGIC;
SIGNAL dummy cout : STD LOGIC;
SIGNAL Res : STD LOGIC;
SIGNAL P Counter Out : STD LOGIC VECTOR (2 downto 0);
SIGNAL ADDER 3_Out : STD_LOGIC_VECTOR (2 downto 0);
SIGNAL MUX 2 1 3bit Out : STD LOGIC VECTOR (2 downto 0);
SIGNAL I
                        : STD LOGIC VECTOR (12 downto 0);
SIGNAL Reg Sel MuxA : STD LOGIC VECTOR (2 downto 0);
SIGNAL Reg Sel MuxB : STD LOGIC VECTOR (2 downto 0);
SIGNAL Decoder Val : STD LOGIC VECTOR (2 downto 0);
SIGNAL Address_JMP : STD_LOGIC_VECTOR (2 downto 0);
SIGNAL Bit_Select_S : STD_LOGIC_VECTOR (1 downto 0);
SIGNAL Im Value
                 : STD LOGIC VECTOR (3 downto 0);
SIGNAL Load Sel : STD LOGIC;
SIGNAL Add or Sub : STD LOGIC;
SIGNAL Jmp Flag : STD LOGIC;
SIGNAL Mode S : STD LOGIC;
SIGNAL D 0, D 1, D 2, D 3, D 4, D 5, D 6, D 7, M A, M B, M 0, Result:
STD LOGIC VECTOR (3 downto 0);
----- Mapping -----
begin
Clock type : Process(Clk Mode, Slw Clk, Clk Step)
begin
case Clk Mode is
 when '1' => Clk Using <= Clk Step;
 when '0' => Clk Using <= Slw Clk;
 when others => Clk Using <= Slw Clk;
end case;
end process;
Res <= Reset;</pre>
Slow Clock : Slow Clk -- (Done)
PORT MAP ( Clk_in => Clk in,
         Clk out => Slw Clk );
Program Counter: Program Counter 3bit -- (Done)
PORT MAP (
    Mux out => MUX 2 1 3bit Out,
    Clk => Clk Using,
          => Res,
    Res
           => P Counter Out);
```

```
--done
ALU Com : ALU
PORT MAP (
                A => M A
               B \Rightarrow M B
   AddSub Select => Add or Sub,
        Overflow => Overflow,
            Zero => Zero,
            Mode=> Mode S,
            F Out=>Result,
                Bit Select => Bit Select S);
Adder 3bit : CLA 3bit -- (Done)
PORT MAP (
        A => P Counter Out,
        B = > "001",
      Cin =>'0',
     Cout => dummy cout,
      Sum => ADDER 3 Out);
MuX 2 way 3bit : Mux2 3bit -- (Done)
PORT MAP ( Sel => Jmp Flag,
           A => ADDER 3 Out,
           B => Address JMP,
           Y => MUX_2_1_3bit_Out);
Program R : Program ROM -- (done)
PORT MAP ( Memory Select => P Counter Out,
           Instruction => I);
Instructions Decoder : Instruction Decoder -- (doone)
PORT MAP (
           Instruction => I,
           Reg Check Zero => M A,
           Reg Enable => Decoder Val,
           Load_Select => Load_Sel,
Immediate => Im_Value,
           MUX_A_Select => Reg_Sel_MuxA,
MUX_B_Select => Reg_Sel_MuxB,
           AddSub Select => Add or Sub,
                        => Jmp_Flag,
           Jump Flag
           Mode
                      => Mode S,
           Bit Select => Bit Select S,
           Jump Address => Address JMP);
```


```
--DONE
RegisterBank 0 : Register Bank
     port map(
    Value In \Rightarrow M 0,
         Clk => Clk Using,
      Reg En => Decoder Val,
       Reset => Res,
    R0 \Rightarrow D 0,
    R1 \Rightarrow D1,
   R2 \Rightarrow D^{2}
   R3 => D_3
   R4 \Rightarrow D4
   R5 => D 5,
   R6 \Rightarrow D_6
   R7 \Rightarrow D7
);
--DONE
MuX 8 way 4bit A : MUX 8 W 4 B
PORT MAP ( A0 \Rightarrow D 0,
              A1 \Rightarrow D 1,
              A2 \Rightarrow D 2
              A3 \Rightarrow D 3,
              A4 \Rightarrow D4
              A5 \Rightarrow D 5
              A6 \Rightarrow D^{-}6
              A7 \Rightarrow D_7
              S \Rightarrow Reg Sel MuxA,
              C OUT => M A);
MuX 8 way 4bit B : MUX 8 W 4 B
PORT MAP ( A0 \Rightarrow D 0,
A1 \Rightarrow D 1,
A2 \Rightarrow D 2,
A3 \Rightarrow D 3,
A4 \Rightarrow D4
A5 \Rightarrow D 5,
A6 \Rightarrow D 6,
A7 = > D 7,
S => Reg Sel MuxB,
C OUT => M B);
--DONE
MuX 2 way 4bit : w2 4 MUX
PORT MAP ( Load Select => Load Sel,
Immediate => Im Value,
S => Result,
```

```
Value_In=> M_0);

--done
Seven_Segment : LUT_16_7
PORT MAP ( address => D_7,
data => Seven_Seg_Out);

RLED <= D_7;
Anode <= "1110";
end Behavioral;</pre>
```

Nano processor Design Schematic



Nano processor - Test Bench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nano Processor tb is
end Nano Processor tb;
architecture Behavioral of Nano Processor tb is
   -- Component Declaration
   COMPONENT Nano Processor
       PORT (
           Reset
                         : in STD LOGIC;
           Clk in
                        : in STD LOGIC;
                         : out STD LOGIC;
           Zero
           Overflow
                        : out STD LOGIC;
                         : out STD LOGIC VECTOR(3 downto 0);
           RLED
```

```
Seven Seg Out : out STD LOGIC VECTOR(6 downto 0);
             Anode : out STD_LOGIC_VECTOR(3 downto 0);
             Clk Step
                            : STD LOGIC;
             Clk Mode : STD LOGIC
         );
    END COMPONENT;
    -- Signals for stimulus and output observation
    signal Reset : STD_LOGIC := '1';
signal Clk_in : STD_LOGIC := '0';
signal Zero : STD_LOGIC;
    signal Overflow : STD_LOGIC;
signal RLED : STD_LOGIC_VECTOR(3 downto 0);
    signal Seven Seg Out : STD LOGIC VECTOR(6 downto 0);
    signal Anode : STD LOGIC VECTOR(3 downto 0);
begin
    -- Instantiate the Nano Processor
    uut: Nano Processor
         PORT MAP (
            Reset
Clk_in
                         => Reset,
=> Clk_in,
             Zero => Zero,
Overflow => Overflow,
RLED => RLED,
             Seven Seg Out => Seven Seg Out,
             Anode => Anode,
Clk_Step => '0',
Clk_Mode => '0'
         );
    -- Clock generation: 5 ns period (200 MHz)
    clk process : process
    begin
         while true loop
             Clk in <= '0';
             wait for 4 ns;
             Clk in <= '1';
             wait for 4 ns;
         end loop;
    end process;
    -- Reset and simulation logic
    stim proc: process
    begin
        -- Apply reset pulse
          Reset <= '1';
          wait for 42 ns;
        Reset <= '0';
         wait for 100 ns;
```

```
-- Reset <= '1';
-- wait for 42 ns;
-- Reset <= '0';

-- Let it run for some cycles (adjust as needed)
    wait for 1000 ns;

-- End simulation
    wait;
    end process;

end Behavioral;</pre>
```

Nano processor Timing Diagram



Constraint File

```
## Clock signal
set property PACKAGE PIN W5 [get ports Clk in]
     set property IOSTANDARD LVCMOS33 [get ports Clk in]
     create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports Clk in]
## Switches
set property PACKAGE PIN R2 [get ports {Clk Mode}]
     set property IOSTANDARD LVCMOS33 [get ports {Clk Mode}]
## LEDs
set property PACKAGE PIN U16 [get ports {Zero}]
     set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN E19 [get ports {Overflow}]
     set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
set property PACKAGE PIN P3 [get ports {RLED[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {RLED[0]}]
set property PACKAGE PIN N3 [get ports {RLED[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {RLED[1]}]
set property PACKAGE PIN P1 [get ports {RLED[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {RLED[2]}]
set property PACKAGE PIN L1 [get ports {RLED[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {RLED[3]}]
##7 segment display
set property PACKAGE PIN W7 [get ports {Seven Seg Out[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[0]}]
set property PACKAGE PIN W6 [get ports {Seven Seg Out[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[1]}]
set property PACKAGE PIN U8 [get ports {Seven Seg Out[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[2]}]
set property PACKAGE PIN V8 [get ports {Seven Seq Out[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[3]}]
set property PACKAGE PIN U5 [get ports {Seven Seg Out[4]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[4]}]
set property PACKAGE PIN V5 [get ports {Seven Seg Out[5]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[5]}]
set property PACKAGE PIN U7 [get ports {Seven Seg Out[6]}]
     set property IOSTANDARD LVCMOS33 [get ports {Seven Seg Out[6]}]
set property PACKAGE PIN U2 [get ports {Anode[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Anode[0]}]
set property PACKAGE PIN U4 [get ports {Anode[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {Anode[1]}]
set property PACKAGE PIN V4 [get ports {Anode[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {Anode[2]}]
set property PACKAGE PIN W4 [get ports {Anode[3]}]
```

```
##Buttons
set_property PACKAGE_PIN U18 [get_ports {Reset}]
set_property PACKAGE_PIN T18 [get_ports {Reset}]
set_property PACKAGE_PIN T18 [get_ports Clk_Step]
set_property PACKAGE_PIN T18 [get_ports Clk_Step]
set_property IOSTANDARD LVCMOS33 [get_ports Clk_Step]
```

Contribution from Members

Member	Contribution
ATHTHANAYAKE A.M.R.N. 230062V	 2-way 3-bit Multiplexer Program Counter 3 Bit Adder Test Benches for All Components Instruction Decoder
IFAZ M.I.M. 230253H	 8-way 4-bit Multiplexer Register Register Bank 3-8 Decoder Final Lab Report
KUMARASINGHE M.P. 230356C	 Program ROM Program Counter Instruction Decoder Bitwise Operator Nano Processor
LAWANYA K.K.H.G. 230373B	 Half Adder Full Adder Slow Clock 2-Way 4-bit Multiplexer 4-bit Adder Subtractor Unit Seven Segment Display