TEXAS INSTRUMENTS

bq2970, bq2971, bq2972, bq2973

SLUSBU9D –MARCH 2014–REVISED MAY 2016

bq297xx Cost-Effective Voltage and Current Protection Integrated Circuit for Single-Cell Li-Ion and Li-Polymer Batteries

1 Features

- Input Voltage Range Pack+: VSS – 0.3 V to 12 V
- FET Drive:
  - CHG and DSG FET Drive Output
- Voltage Sensing Across External FETs for Overcurrent Protection (OCP) Is Within ±5 mV (Typical)
- Fault Detection
  - Overcharge Detection (OVP)
  - Over-Discharge Detection (UVP)
  - Charge Overcurrent Detection (OCC)
  - Discharge Overcurrent Detection (OCD)
  - Load Short-Circuit Detection (SCP)
- Zero Voltage Charging for Depleted Battery
- Factory Programmed Fault Protection Thresholds
  - Fault Detection Voltage Thresholds
  - Fault Trigger Timers
  - Fault Recovery Timers
- Modes of Operation Without Battery Charger Enabled
  - NORMAL Mode I_{CC} = 4 µA
  - Shutdown Iq = 100 nA
- Operating Temperature Range T_A = –40°C to +85°C
- Package:
  - 6-Pin DSE (1.50 mm × 1.50 mm × 0.75 mm)

2 Applications

- Tablet PC
- Mobile Handset
- Handheld Data Terminals

3 Description

The bq2970 battery cell protection device provides an accurate monitor and trigger threshold for overcurrent protection during high discharge/charge current operation or battery overcharge conditions.

The bq2970 device provides the protection functions for Li-Ion/Li-Polymer cells, and monitors across the external power FETs for protection due to high charge or discharge currents. In addition, there is overcharge and depleted battery monitoring and protection. These features are implemented with low current consumption in NORMAL mode operation.

Device Information[1]

| PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq2970, bq2971, bq2972, bq2973 [2]	WSON (6)	1.50 mm × 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

(2) For available released devices, see the Released Device Configurations table.

Simplified Schematic

OCD Detection Accuracy Versus Temperature

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March, 2016) to Revision D   **Page**

- Changed bq29733 to Released in *Device Configurations* table... 4

Changes from Revision B (November, 2015) to Revision C   **Page**

- Added the device numbers bq2971, bq2972, bq2973. Changed document title to bq297xx.................................... 1
- Added bq29708~bq29733 to *Device Configurations* table. Clarified recovery delay and moved info to footnote 2 4
- Changed UVP release voltage value based on 100mV hysteresis from UVP threshold 21
- Added *Related Links* table.. 25

Changes from Revision A (June, 2014) to Revision B   **Page**

- Changed the device number to bq2970 1
- Deleted the *Related Links* table from the *Device and Documentation Support* section...................................... 25

Changes from Original (March, 2014) to Revision A   **Page**

- Changed part number in document to "bq297xy" from "bq29700"... 1
- Added notes to see the orderable addendum and Released Device Configurations table 1
- Added *Device Configurations* table for part numbers bq29700 through bq29707 4
- Changed Terminal to Pin 5
- Added ohm symbol to value 7
- Changed "RANGE" to "CONDITION" and "ACCURACY" to "MIN, TYP, and MAX" column headings 7
- Added prefix "Factory Device Configuration:" 7
- Added Factory Programmable Options reference 16

5 Device Configurations

PART NUMBER[1]	OVP (V)	OVP DELAY (s)	UVP (V)	UVP DELAY (ms)	OCC (V)	OCC DELAY (ms)	OCD (V)	OCD DELAY (ms)	SCD (V)	SCD DELAY (µs)
bq29700	4.275	1.25	2.800	144	-0.100	8	0.100	20	0.5	250
bq29701	4.280	1.25	2.300	144	-0.100	8	0.125	8	0.5	250
bq29702	4.350	1	2.800	96	-0.155	8	0.160	16	0.3	250
bq29703	4.425	1.25	2.300	20	-0.100	8	0.160	8	0.5	250
bq29704	4.425	1.25	2.500	20	-0.100	8	0.125	8	0.5	250
bq29705	4.425	1.25	2.500	20	-0.100	8	0.150	8	0.5	250
bq29706	3.850	1.25	2.500	144	-0.150	8	0.200	8	0.6	250
bq29707	4.280	1	2.800	96	-0.090	6	0.090	16	0.3	250
bq29708[2]	4.350	0.25	2.300	20	-0.100	8	0.200	20	0.5	250
bq29709[2]	4.325	1.25	2.500	144	-0.100	8	0.150	8	0.5	250
bq29710[2]	4.300	1.25	2.300	144	-0.100	8	0.130	8	0.5	250
bq29711[2]	4.300	1.25	2.100	144	-0.100	8	0.130	8	0.5	250
bq29712[2]	4.350	1.25	2.300	20	-0.100	8	0.130	8	0.5	250
bq29713[2]	4.350	1.25	2.100	144	-0.100	8	0.120	8	0.5	250
bq29714[2]	4.350	1.25	2.100	144	-0.100	8	0.150	8	0.5	250
bq29715[2]	4.375	1.25	2.500	144	-0.100	8	0.120	20	0.5	250
bq29716	4.425	1.25	2.300	20	-0.100	8	0.165	8	0.5	250
bq29717	4.425	1.25	2.500	20	-0.100	8	0.130	8	0.5	250
bq29718	4.425	1.25	2.500	20	-0.100	8	0.100	8	0.5	250
bq29719[2]	4.425	1.25	2.800	20	-0.100	8	0.120	8	0.5	250
bq29720[2]	4.425	1.25	2.500	144	-0.100	8	0.100	8	0.5	250
bq29721[2]	4.425	1.25	2.500	144	-0.100	8	0.130	8	0.5	250
bq29722[2]	4.425	1	2.500	20	-0.100	8	0.100	8	0.5	250
bq29723	4.425	1	2.500	96	-0.060	4	0.100	8	0.3	250
bq29724[2]	4.425	1.25	2.500	20	-0.100	8	0.150	8	0.5	250
bq29725[2]	4.275	1.25	2.300	144	-0.100	8	0.100	8	0.5	250
bq29726[2]	4.280	1.25	2.300	144	-0.100	8	0.100	8	0.5	250
bq29727[2]	4.280	1.25	2.300	144	-0.100	8	0.130	8	0.5	250
bq29728[2]	4.280	1.25	2.800	144	-0.100	8	0.150	8	0.5	250
bq29729	4.275	1.25	2.300	20	-0.100	8	0.130	8	0.5	250
bq29730[2]	4.280	1.25	2.800	144	-0.100	8	0.100	8	0.5	250
bq29731[2]	4.280	1.25	2.800	144	-0.100	8	0.150	20	0.5	250
bq29732	4.280	1.25	2.500	144	-0.100	8	0.190	8	0.5	250
bq29733	4.400	1.25	2.800	20	-0.100	8	0.120	8	0.3	250
bq297xy	3.85 ~ 4.6	0.25, 1, 1.25, 4.5	2.0 ~ 2.8	20, 96, 125, 144	-0.045 ~ -0.155	4, 6, 8, 16	0.090 ~ 0.200	8, 16, 20, 48	0.3, 0.4, 0.5, 0.6	250

(1) All the protections have a recovery delay time. The recovery timer starts as soon as the fault is triggered. The device will start to check for recovery condition only when the recovery timer expires. This is NOT a delay time between recovery condition to FETs recovery. OVP recovery delay = 12ms; UVP/OCC/OCD recovery delay = 8ms.
(2) Product Preview only

6 Pin Configuration and Functions

DSE Package
6-PIN WSON
Top View

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
BAT	5	P	VDD pin
COUT	2	O	Gate Drive Output for Charge FET
DOUT	3	O	Gate Drive Output for Discharge FET
NC	1	NC	No Connection (electrically open, do *not* connect to BAT or VSS)
VSS	4	P	Ground pin
V–	6	I/O	Input pin for charger negative voltage

6.1 Pin Descriptions

6.1.1 Supply Input: BAT

This pin is the input supply for the device and is connected to the positive terminal of the battery pack. S 0.1-µF input capacitor is connected to ground for filtering noise.

6.1.2 Cell Negative Connection: VSS

This pin is an input to the device for cell negative ground reference. Internal circuits associated with cell voltage measurements and overcurrent protection input to differential amplifier for either Vds sensing or external sense resistor sensing will be referenced to this node.

6.1.3 Voltage Sense Node: V–

This is a sense node used for measuring several fault detection conditions, such as overcurrent charging or overcurrent discharging configured as Vds sensing for protection. This input, in conjunction with VSS, forms the differential measurement for the stated fault detection conditions. A 2.2-kΩ resistor is connected between this input pin and Pack– terminal of the system in the application.

6.1.4 Discharge FET Gate Drive Output: DOUT

This pin is an output to control the discharge FET. The output is driven from an internal circuitry connected to the BAT supply. This output transitions from high to low when a fault is detected, and requires the DSG FET to turn OFF. A 5-MΩ high impedance resistor is connected from DOUT to VSS for gate capacitance discharge when the FET is turned OFF.

6.1.5 Charge FET Gate Drive Output: COUT

This pin is an output to control the charge FET. The output is driven from an internal circuitry connected to the BAT supply. This output transitions from high to low when a fault is detected, and requires the CHG FET to turn OFF. A 5-MΩ high impedance resistor is connected from COUT to Pack– for gate capacitance discharge when FET is turned OFF.

7 Specifications

7.1 Absolute Maximum Ratings[1]

		MIN	MAX	UNIT
Supply control and input	Input voltage: BAT	–0.3	12	V
	V– pin(pack–)	BAT – 28	BAT + 0.3	V
FET drive and protection	DOUT (Discharge FET Output), GDSG (Discharge FET Gate Drive)	VSS – 0.3	BAT + 0.3	V
	COUT (Charge FET Output), GCHG (Charge FET Gate Drive)	BAT – 28	BAT + 0.3	V
	Operating temperature: T_{FUNC}	–40	85	°C
Storage temperature, T_{stg}		–55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V_{ESD}[1]	Electrostatic Discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[2]	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[3]	±500	

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.
(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 1000 V can have higher performance.
(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 250 V can have higher performance.

7.3 Recommended Operating Conditions[1]

		MIN	MAX	UNIT
Supply control and input	Positive input voltage: BAT	–0.3	8	V
	Negative input voltage: V–	BAT – 25	BAT	V
FET drive and protection	Discharge FET control: DOUT	VSS	BAT	V
	Charge FET control: COUT	BAT – 25	BAT	V
Temperature Ratings	Operating temperature: T_{Amb}	–40	85	°C
	Storage temperature: T_S	–55	150	°C
	Lead temperature (soldering 10 s)		300	°C
	Thermal resistance junction to ambient, θ_{JA}[1]		250	°C/W

(1) For more information about traditional and new thermal metrics, see the IC package Thermal Metrics application report, SPRA953.

7.4 Thermal Information

THERMAL METRIC[1]		bq297xx DSE (WSON) 12 PINS	UNIT
$R_{\theta JA, High K}$	Junction-to-ambient thermal resistance[2]	190.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance[3]	94.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance[4]	149.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

Thermal Information (continued)

THERMAL METRIC[1]	bq297xx DSE (WSON) 12 PINS	UNIT
ψ_{JT} Junction-to-top characterization parameter[5]	6.4	°C/W
ψ_{JB} Junction-to-board characterization parameter[6]	152.8	°C/W
$R_{\theta JC(bottom)}$ Junction-to-case(bottom) thermal resistance[7]	N/A	°C/W

(5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $R_{\theta JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $R_{\theta JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

7.5 DC Characteristics

Typical Values stated where T_A = 25°C and BAT = 3.6 V. Min/Max values stated where T_A = –40°C to 85°C, and BAT = 3 V to 4.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current consumption						
V_{BAT}	Device operating range	BAT – VSS	1.5		8	V
		BAT – V–	1.5		28	
I_{NORMAL}	Current consumption in NORMAL mode	BAT = 3.8 V, V– = 0 V		4	5.5	µA
I_{Power_down}	Current consumption in power down mode	BAT = V– = 1.5 V			0.1	µA
FET Output, DOUT and COUT						
V_{OL}	Charge FET low output	I_{OL} = 30 µA, BAT = 3.8 V		0.4	0.5	V
V_{OH}	Charge FET high output	I_{OH} = –30 µA, BAT = 3.8 V	3.4	3.7		V
V_{OL}	Discharge FET low output	I_{OL} = 30 µA, BAT = 2 V		0.2	0.5	V
V_{OH}	Discharge FET high output	I_{OH} = –30 µA, BAT = 3.8 V	3.4	3.7		V
Pullup Internal Resistance on V–						
$R_{V–D}$	Resistance between V– and VBAT	V_{BAT} = 1.8 V, V– = 0 V	100	300	550	kΩ
Current sink on V–						
$I_{V–S}$	Current sink on V– to VSS	V_{BAT} = 3.8 V	8		24	µA
Load short detection on V–						
V_{short}	Short detection voltage	V_{BAT} = 3.8 V and R_{PackN} = 2.2 kΩ		V_{BAT} – 1 V		V
0-V battery charge function						
V_{0CHG}	0-V battery charging starter voltage	0-V battery charging function allowed	1.7			V
V_{0INH}	0-V battery charging inhibit voltage	0-V battery charging function disallowed			0.75	V

7.6 Programmable Fault Detection Thresholds

PARAMETER		CONDITION		MIN	TYP	MAX	UNIT
V_{OVP}	Overcharge detection voltage	Factory Device Configuration: 3.85 V to 4.60 V in 50-mV steps	T_A = 25°C	–10		10	mV
			T_A = 0°C to 60°C	–20		20	mV
$V_{OVP–Hys}$	Overcharge release hysteresis voltage	100 mV and (VSS – V–) > OCC (min) for release, T_A = 25°C		–20		20	mV
V_{UVP}	Over-discharge detection voltage	Factory Device Configuration: 2.00 V to 2.80 V in 50-mV steps, T_A = 25°C		–50		50	mV
$V_{UVP+Hys}$	Over-discharge release hysteresis voltage	100 mV and (BAT – V–) > 1 V for release, T_A = 25°C		–50		50	mV

Programmable Fault Detection Thresholds (continued)

PARAMETER		CONDITION		MIN	TYP	MAX	UNIT
V_{OCD}	Discharging overcurrent detection voltage	Factory Device Configuration: 90 mV to 200 mV in 5-mV steps	$T_A = 25°C$	−10		10	mV
			$T_A = −40°C$ to 85°C	−15		15	mV
Release of V_{OCD}	Release of discharging overcurrent detection voltage	Release when BAT − V− > 1 V			1		V
V_{OCC}	Charging overcurrent detection voltage	Factory Device Configuration: −45 mV to −155 mV in 5-mV steps	$T_A = 25°C$	−10		10	mV
			$T_A = −40°C$ to 85°C	−15		15	mV
Release of V_{OCC}	Release of overcurrent detection voltage	Release when VSS − V− ≥ OCC (min)			40		mV
V_{SCC}	Short Circuit detection voltage	Factory Device Configuration: 300 mV, 400 mV, 500 mV, 600 mV	$T_A = 25°C$	−100		100	mV
V_{SCCR}	Release of Short Circuit detection voltage	Release when BAT − V− ≥ 1 V			1		V

7.7 Programmable Fault Detection Timer Ranges

PARAMETER		CONDITION	MIN	TYP	MAX	UNIT
t_{OVPD}	Overcharge detection delay time	Factory Device Configuration: 0.25 s, 1 s, 1.25 s, 4.5 s	−20%		20%	s
t_{UVPD}	Over-discharge detection delay time	Factory Device Configuration: 20 ms, 96 ms, 125 ms, 144 ms	−20%		20%	ms
t_{OCDD}	Discharging overcurrent detection delay time	Factory Device Configuration: 8 ms, 16 ms, 20 ms, 48 ms	−20%		20%	ms
t_{OCCD}	Charging overcurrent detection delay time	Factory Device Configuration: 4 ms, 6 ms, 8 ms, 16 ms	−20%		20%	ms
t_{SCCD}	Short Circuit detection delay time	250 µs (fixed)	−50%		50%	µs

7.8 Typical Characteristics

$V_{BAT} = 1.5$ V

Figure 1. 1.5-V I_{BAT} Versus Temperature

$V_{BAT} = 3.9$ V

Figure 2. 3.9-V I_{BAT} Versus Temperature

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

Typical Characteristics (continued)

F$_{OSC}$, Setting = 1.255 kHz

Figure 3. Internal Oscillator Frequency Versus Temperature

V$_{BAT}$, Setting = 0 V

Figure 4. 0-V Charging Allowed Versus Temperature

Figure 5. 0-V Charging Disallowed Versus Temperature

OVP, Setting = 4.275 V

Figure 6. OVP Detection Accuracy Versus Temperature

t$_{OVPD}$, Setting = 1.25 s

Figure 7. OVP Detection Dely Time Versus Temperature

UVP, Setting = 2.800 V

Figure 8. UVP Detection Accuracy Versus Temperature

Typical Characteristics (continued)

t_{UVPD}, Setting = 144 ms

Figure 9. UVP Detection Delay Time Versus Temperature

V_{OCC}, Setting = −100 mV

Figure 10. OCC Detection Accuracy Versus Temperature

t_{OCCD}, Setting = 8 ms

Figure 11. OCC Detection Delay Time Versus Temperature

V_{OCD}, Setting = 100 mV

Figure 12. OCD Detection Accuracy Versus Temperature

t_{UVPD}, Setting = 20 ms

Figure 13. OCD Detection Delay Time Versus Temperature

V_{SCC}, Setting = 500 mV

Figure 14. SCC Detection Accuracy Versus Temperature

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

Typical Characteristics (continued)

Figure 15. Power On Reset Versus Temperature

V_{BAT}, Setting = 3.9 V

Figure 16. COUT Versus Temperature with I_{oh} = −30 µA

V_{BAT}, Setting = 3.9 V

Figure 17. DOUT Versus Temperature with I_{oh} = −30 µA

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

8 Parameter Measurement Information

8.1 Timing Charts

Figure 18. Overcharge Detection, Over-Discharge Detection

Timing Charts (continued)

Figure 19. Discharge Overcurrent Detection

8.2 Test Circuits

The following tests are referenced as follows: The COUT and DOUT outputs are "H," which are higher than the threshold voltage of the external logic level FETs and regarded as ON state. "L" is less than the turn ON threshold for external NMOS FETs and regarded as OFF state. The COUT pin is with respect to V–, and the DOUT pin is with respect to VSS.

1. ***Overcharge detection voltage and overcharge release voltage (Test Circuit 1):***

   The overcharge detection voltage (V_{OVP}) is measured between the BAT and VSS pins, respectively. Once V1 is increased, the over-detection is triggered, and the delay timer expires. Then, COUT transitions from a high to low state and reduces the V1 voltage to check for the overcharge hysteresis parameter ($V_{OVP-Hys}$). The delta voltage between overcharge detection voltages (V_{OVP}) and the overcharge release occurs when the CHG FET drive output goes from low to high.

2. ***Over-discharge detection voltage and over-discharge release voltage (Test Circuit 2):***

   Over-discharge detection (V_{UVP}) is defined as the voltage between BAT and VSS at which the DSG drive output goes from high to low by reducing the V1 voltage. V1 is set to 3.5 V and gradually reduced while V2 is set to 0 V. The over-discharge release voltage is defined as the voltage between BAT and VSS at which the DOUT drive output transition from low to high when V1 voltage is gradually increased from a V_{UVP} condition. The overcharge hysteresis voltage is defined as the delta voltage between V_{UVP} and the instance at which the DOUT output drive goes from low to high.

3. ***Discharge overcurrent detection voltage (Test Circuit 2):***

   The discharge overcurrent detection voltage (V_{OCD}) is measured between V– and VSS pins and triggered when the V2 voltage is increased above V_{OCD} threshold with respect to VSS. This delta voltage once satisfied will trigger an internal timer t_{OCDD} before the DOUT output drive transitions from high to low.

4. ***Load short circuit detection voltage (Test Circuit 2):***

   Load short-circuit detection voltage (V_{SCC}) is measured between V– and VSS pins and triggered when the V2 voltage is increased above V_{SCC} threshold with respect to VSS within 10 µs. This delta voltage, once satisfied, triggers an internal timer t_{SCCD} before the DOUT output drive transitions from high to low.

5. ***Charge overcurrent detection voltage (Test Circuit 2):***

   The charge overcurrent detection voltage (V_{OCC}) is measured between VSS and V– pins and triggered when the V2 voltage is increased above V_{OCC} threshold with respect to V–. This delta voltage, once satisfied, triggers an internal timer t_{OCCD} before the COUT output drive transitions from high to low.

6. ***Operating current consumption (Test Circuit 2):***

   The operating current consumption $I_{BNORMAL}$ is the current measured going into the BAT pin under the following conditions: V1 = 3.9 V and V2 = 0 V.

7. ***Power down current consumption (Test Circuit 2):***

   The operating current consumption I_{Power_down} is the current measured going into the BAT pin under the following conditions: V1 = 1.5 V and V2 = 1.5 V.

8. ***Resistance between V– and BAT pin (Test Circuit 3):***

   Measure the resistance (R_{V_D}) between V– and BAT pins by setting the following conditions: V1 = 1.8 V and V2 = 0 V.

9. ***Current sink between V– and VSS (Test Circuit 3):***

   Measure the current sink $I_{V–S}$ between V– and VSS pins by setting the following condition: V1 = 4 V.

10. ***COUT current source when activated High (Test Circuit 4):***

    Measure I_{COUT} current source on the COUT pin by setting the following conditions: V1 = 3.9 V, V2 = 0 V, and V3 = 3.4 V.

11. ***COUT current sink when activated Low (Test Circuit 4):***

    Measure I_{COUT} current sink on COUT pin by setting the following conditions: V1 = 4.5 V, V2 = 0 V, and V3 = 0.5 V.

Test Circuits (continued)

12. *DOUT current source when activated High (Test Circuit 4):*

Measure I_{DOUT} current source on DOUT pin by setting the following conditions: V1 = 3.9 V, V2 = 0 V, and V3 = 3.4 V.

13. *DOUT current sink when activated Low (Test Circuit 4):*

Measure I_{DOUT} current sink on DOUT pin by setting the following conditions: V1 = 2.0 V, V2 = 0 V, and V3 = 0.4 V.

14. *Overcharge detection delay (Test Circuit 5):*

The overcharge detection delay time t_{OVPD} is the time delay before the COUT drive output transitions from high to low once the voltage on V1 exceeds the V_{OVP} threshold. Set V2 = 0 V and then increase V1 until BAT input exceeds the V_{OVP} threshold, then check the time for when COUT goes from high to low.

15. *Over-discharge detection delay (Test Circuit 5):*

The over-discharge detection delay time t_{UVPD} is the time delay before the DOUT drive output transitions from high to low once the voltage on V1 decreases to V_{UVP} threshold. Set V2 = 0 V and then decrease V1 until BAT input reduces to the V_{UVP} threshold, then check the time of when DOUT goes from high to low.

16. *Discharge overcurrent detection delay (Test Circuit 5):*

The discharge overcurrent detection delay time t_{OCDD} is the time for DOUT drive output to transition from high to low after the voltage on V2 is increased from 0 V to 0.35 V. V1 = 3.5 V and V2 starts from 0 V and increases to trigger threshold.

17. *Load short circuit detection delay (Test Circuit 5):*

The load short-circuit detection delay time t_{SCCD} is the time for DOUT drive output to transition from high to low after the voltage on V2 is increased from 0 V to V1 – 1 V. V1 = 3.5 V and V2 starts from 0 V and increases to trigger threshold.

18. *Charge overcurrent detection delay (Test Circuit 5):*

The charge overcurrent detection delay time t_{OCCD} is the time for COUT drive output to transition from high to low after the voltage on V2 is decreased from 0 V to –0.3 V. V1 = 3.5 V and V2 starts from 0 V and decreases to trigger threshold.

19. *0-V battery charge starting charger voltage (Test Circuit 2):*

The 0-V charge for start charging voltage V_{0CHA} is defined as the voltage between BAT and V– pins at which COUT goes high when voltage on V2 is gradually decreased from a condition of V1 = V2 = 0 V.

20. *0-V battery charge inhibition battery voltage (Test Circuit 2):*

The 0-V charge inhibit for charger voltage V_{0INH} is defined as the voltage between BAT and VSS pins at which COUT should go low as V1 is gradually decreased from V1 = 2 V and V2 = –4 V.

8.3 Test Circuit Diagrams

Figure 20. Test Circuit 1

Figure 21. Test Circuit 2

Figure 22. Test Circuit 3

Figure 23. Test Circuit 4

Figure 24. Test Circuit 5

9 Detailed Description

9.1 Overview

This bq2970 device is a primary protector for a single-cell Li-Ion/Li-Polymer battery pack. The device uses a minimum number of external components to protect for overcurrent conditions due to high discharge/charge currents in the application. In addition, it monitors and helps to protect against battery pack overcharging or depletion of energy in the pack. The bq2970 device is capable of having an input voltage of 8 V from a charging adapter and can tolerate a voltage of BAT – 25 V across the two input pins. In the condition when a fault is triggered, there are timer delays before the appropriate action is taken to turn OFF either the CHG or DSG FETs. The recovery period also has a timer delay once the threshold for recovery condition is satisfied. These parameters are fixed once they are programmed. There is also a feature called zero voltage charging that enables depleted cells to be charged to an acceptable level before the battery pack can be used for normal operation. Zero voltage charging is allowed if the charger voltage is above 1.7 V. For Factory Programmable Options, see Table 1.

Table 1. Factory Programmable Options

| PARAMETER		FACTORY DEVICE CONFIGURATION
V_{OVP}	Overcharge detection voltage	3.85 V to 4.60 V in 50-mV steps
V_{UVP}	Over-discharge detection voltage	2.00 V to 2.80 V in 50-mV steps
V_{OCD}	Discharging overcurrent detection voltage	90 mV to 200 mV in 5-mV steps
V_{OCC}	Charging overcurrent detection voltage	–45 mV to –155 mV in 5-mV steps
V_{SCC}	Short Circuit detection voltage	300 mV, 400 mV, 500 mV, 600 mV
t_{OVPD}	Overcharge detection delay time	0.25 s, 1.00 s, 1.25 s, 4.50 s
t_{UVPD}	Over-discharge detection delay time	20 ms, 96 ms, 125 ms, 144 ms
t_{OCDD}	Discharging overcurrent detection delay time	8 ms, 16 ms, 20 ms, 48 ms

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

Overview (continued)

Table 1. Factory Programmable Options (continued)

PARAMETER		FACTORY DEVICE CONFIGURATION
t_{OCCD}	Charging overcurrent detection delay time	4 ms, 6 ms, 8 ms, 16 ms
t_{SCCD}	Short Circuit detection delay time	250 µs (fixed)

For available released devices, see the *Released Device Configurations* table.

9.2 Functional Block Diagram

9.3 Feature Description

The bq2970 family of devices measures voltage drops across several input pins for monitoring and detection of the following faults: OCC, OCD, OVP, and UVP. An internal oscillator initiates a timer to the fixed delays associated with each parameter once the fault is triggered. Once the timer expires due to a fault condition, the appropriate FET drive output (COUT or DOUT) is activated to turn OFF the external FET. The same method is applicable for the recovery feature once the system fault is removed and the recovery parameter is satisfied, then the recovery timer is initiated. If there are no reoccurrences of this fault during this period, the appropriate gate drive is activated to turn ON the appropriate external FET.

9.4 Device Functional Modes

9.4.1 Normal Operation

This device monitors the voltage of the battery connected between BAT pin and VSS pin and the differential voltage between V− pin and VSS pin to control charging and discharging. The system is operating in NORMAL mode when the battery voltage range is between the over-discharge detection threshold (V_{UVP}) and the overcharge detection threshold (V_{OVP}), and the V− pin voltage is within the range for charge overcurrent threshold (V_{OCC}) to over-discharge current threshold (V_{OCD}) when measured with respect to VSS. If these conditions are satisfied, the device turns ON the drive for COUT and DOUT FET control.

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

Device Functional Modes (continued)

<div style="border:1px solid #000; padding:10px;">

CAUTION

When the battery is connected for the first time, the discharging circuit might not be enabled. In this case, short the V− pin to the VSS pin.

Alternatively, connect the charger between the Pack+ and Pack− terminals in the system.

</div>

9.4.2 Overcharge Status

This mode is detected when the battery voltage measured is higher than the overcharge detection threshold (V_{OVP}) during charging. If this condition exists for a period greater than the overcharge detection delay (t_{OVPD}) or longer, the COUT output signal is driven low to turn OFF the charging FET to prevent any further charging of the battery.

The overcharge condition is released if one of the following conditions occurs:

- If the V− pin is higher than the overcharge detection voltage (V_{OCC_Min}), the device releases the overcharge status when the battery voltage drops below the overcharge release voltage ($V_{OVP-Hys}$).
- If the V− pin is higher than or equal to the over-discharge detection voltage (V_{OCD}), the device releases the overcharge status when the battery voltage drops below the overcharge detection voltage (V_{OVP}).

The discharge is initiated by connecting a load after the overcharge detection. The V− pin rises to a voltage greater than VSS due to the parasitic diode of the charge FET conducting to support the load. If the V− pin voltage is higher than or equal to the discharge overcurrent detection threshold (V_{OCD}), the overcurrent condition status is released only if the battery voltage drops lower than or equal to the overcharge detection voltage (V_{OVP}).

<div style="border:1px solid #000; padding:10px;">

CAUTION

1. If the battery is overcharged to a level greater than overcharge detection (V_{OVP}) and the battery voltage does *not* drop below the overcharge detection voltage (V_{OVP}) with a heavy load connected, the discharge overcurrent and load short-circuit detection features do *not* function until the battery voltage drops below the overcharge detection voltage (V_{OVP}). The internal impedance of a battery is in the order of tens of mΩ, so application of a heavy load on the output should allow the battery voltage to drop immediately, enabling discharge overcurrent detection and load short-circuit detection features after an overcharge release delay.

2. When a charger is connected after an overcharge detection, the overcharge status does *not* release even if the battery voltage drops below the overcharge release threshold. The overcharge status is released when the V− pin voltage exceeds the overcurrent detection voltage (V_{OCD}) by removing the charger.

</div>

9.4.3 Over-Discharge Status

If the battery voltage drops below the over-discharge detection voltage (V_{UVP}) for a time greater than (t_{UVPD}) the discharge control output, DOUT is switched to a low state and the discharge FET is turned OFF to prevent further discharging of the battery. This is referred to as an over-discharge detection status. In this condition, the V− pin is internally pulled up to BAT by the resistor R_{V-D}. When this occurs, the voltage difference between V− and BAT pins is 1.3 V or lower, and the current consumption of the device is reduced to power-down level $I_{STANDBY}$. The current sink I_{V-S} is not active in power-down state or over-discharge state. The power-down state is released when a charger is connected and the voltage delta between V− and BAT pins is greater than 1.3 V.

If a charger is connected to a battery in over-discharge state and the voltage detected at the V− is lower than −0.7 V, the device releases the over-discharge state and allows the DOUT pin to go high and turn ON the discharge FET once the battery voltage exceeds over-discharge detection voltage (V_{UVP}).

If a charger is connected to a battery in over-discharge state and the voltage detected at the V− is higher than −0.7 V, the device releases the over-discharge state and allows the DOUT pin to go high and turn ON the discharge FET once the battery voltage exceeds over-discharge detection release hysteresis voltage ($V_{UVP\ +Hys}$).

Device Functional Modes (continued)

9.4.4 Discharge Overcurrent Status (Discharge Overcurrent, Load Short-Circuit)

When a battery is in normal operation and the V− pin is equal to or higher than the discharge overcurrent threshold for a time greater than the discharge overcurrent detection delay, the DOUT pin is pulled low to turn OFF the discharge FET and prevent further discharge of the battery. This is known as the discharge overcurrent status. In the discharge overcurrent status, the V− and VSS pins are connected by a constant current sink $I_{V−S}$. When this occurs and a load is connected, the V− pin is at BAT potential. If the load is disconnected, the V− pin goes to VSS (BAT/2) potential.

This device detects the status when the impedance between Pack+ and Pack− (see Figure 26) increases and is equal to the impedance that enables the voltage at the V− pin to return to BAT − 1 V or lower. The discharge overcurrent status is restored to the normal status.

Alternatively, by connecting the charger to the system, the device returns to normal status from discharge overcurrent detection status, because the voltage at the V− pin drops to BAT − 1 V or lower.

The resistance $R_{V−D}$ between V− and BAT is not connected in the discharge overcurrent detection status.

9.4.5 Charge Overcurrent Status

When a battery is in normal operation status and the voltage at V− pin is lower than the charge overcurrent detection due to high charge current for a time greater than charge overcurrent detection delay, the COUT pin is pulled low to turn OFF the charge FET and prevent further charging to continue. This is known as charge overcurrent status.

The device is restored to normal status from charge overcurrent status when the voltage at the V− pin returns to charge overcurrent detection voltage or higher by removing the charger from the system.

The charge overcurrent detection feature does *not* work in the over-discharge status.

The resistance $R_{V−D}$ between V− and BAT and the current sink $I_{V−S}$ is not connected in the charge overcurrent status.

9.4.6 0-V Charging Function (Available)

This feature enables recharging a connected battery that has very low voltage due to self-discharge. When the 0-V battery charge starting charger voltage V_{0CHG} or higher voltage is applied to Pack+ and Pack− connections by the charger, the COUT pin gate drive is fixed by the BAT pin voltage.

Once the voltage between the gate and the source of the charging FET becomes equal to or greater than the turn ON voltage due to the charger voltage, the charging FET is ON and the battery is charged with current flow through the charging FET and the internal parasitic diode of the discharging FET. Once the battery voltage is equal to or higher than the over-discharge release voltage, the device enters normal status.

CAUTION

1. Some battery providers do not recommend charging a depleted (self-discharged) battery. Consult the battery supplier to determine whether to have the 0-V battery charger function.

2. The 0-V battery charge feature has a higher priority than the charge overcurrent detection function. In this case, the 0-V charging will be allowed and the battery charges forcibly, which results in charge overcurrent detection being disabled if the battery voltage is lower than the over-discharge detection voltage.

9.4.7 0-V Charging Function (Unavailable)

This feature inhibits recharging a battery that has an internal short circuit of a 0-V battery. If the battery voltage is below the charge inhibit voltage V_{0INH} or lower, the charge FET control gate is fixed to the Pack− voltage to inhibit charging. When battery is equal to V_{0INH} or higher, charging can be performed.

Device Functional Modes (continued)

> **CAUTION**
>
> Some battery providers do not recommend charging a depleted (self-discharged) battery. Consult the battery supplier to determine whether to enable or inhibit the 0-V battery charger function.

9.4.8 Delay Circuit

The detection delay timers are based from an internal clock with a frequency of 10 kHz.


Figure 25. Delay Circuit

If the over-discharge current is detected, but remains below the over-discharge short circuit detection threshold, the over-discharge detection conditions must be valid for a time greater than or equal to over-discharge current delay t_{OCCD} time before the DOUT goes low to turn OFF the discharge FET. However, during any time the discharge overcurrent detection exceeds the short circuit detection threshold for a time greater than or equal to load circuit detection delay t_{SCCD}, the DOUT pin goes low in a faster delay for protection.

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

10 Applications and Implementation

10.1 Application Information

The bq2970 devices are a family of primary protectors used for protection of the battery pack in the application. The application drives two low-side NMOS FETs that are controlled to provide energy to the system loads or interrupt the power in the event of a fault condition.

10.2 Typical Application

NOTE: The 5-M resistor for an external gate-source is optional.

Figure 26. Typical Application Schematic, bq2970

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE at T_A = 25°C
Input voltage range	4.5 V to 7 V
Maximum operating discharge current	7 A
Maximum Charge Current for battery pack	4.5 A
Overvoltage Protection (OVP)	4.275 V
Overvoltage detection delay timer	1.2 s
Overvoltage Protection (OVP) release voltage	4.175 V
Undervoltage Protection (UVP)	2.8 V
Undervoltage detection delay timer	150 ms
Undervoltage Protection (UVP) release voltage	2.9 V
Charge Overcurrent detection (OCC) voltage	–70 mV
Charge Overcurrent Detection (OCC) delay timer	9 ms
Discharge Overcurrent Detection (OCD) voltage	100 mV
Discharge Overcurrent Detection (OCD) delay timer	18 ms
Load Short Circuit Detection SCC) voltage, BAT to –V ≤ threshold	500 mV
Load Short Circuit Detection (SCC) delay timer	250 µs
Load Short Circuit release voltage, BAT to –V ≥ Threshold	1 V

Submit Documentation Feedback   21

Product Folder Links: bq2970 bq2971 bq2972 bq2973

10.2.2 Detailed Design Procedure

NOTE

The external FET selection is important to ensure the battery pack protection is sufficient and complies to the requirements of the system.

- FET Selection: Because the maximum desired discharge current is 7 A, ensure that the Discharge Overcurrent circuit does *not* trigger until the discharge current is above this value.
- The total resistance tolerated across the two external FETs (CHG + DSG) should be 100 mV/7 A = 14.3 mΩ.
- Based on the information of the total ON resistance of the two switches, determine what would be the Charge Overcurrent Detection threshold, 14.3 mΩ × 4.5 A = 65 mV. Selecting a device with a 70-mV trigger threshold for Charge Overcurrent trigger is acceptable.
- The total Rds ON should factor in any worst-case parameter based on the FET ON resistance, de-rating due to temperature effects and minimum required operation, and the associated gate drive (Vgs). Therefore, the FET choice should meet the following criteria:

    Vdss = 25 V

    Each FET Rds ON = 7.5 mΩ at Tj = 25°C and Vgs = 3.5 V
- Imax > 50 A to allow for short Circuit Current condition for 350 μs (max delay timer). The only limiting factor during this condition is Pack Voltage/(Cell Resistance + (2 × FET_RdsON) + Trace Resistance).
- Use the CSD16406Q3 FET for the application.
- An RC filter is required on the BAT for noise, and enables the device to operate during sharp negative transients. The 330-Ω resistor also limits the current during a reverse connection on the system.
- TI recommends placing a high impedance 5-MΩ across the gate source of each external FET to deplete any charge on the gate-source capacitance.

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

10.2.3 Application Performance Plots

Orange Line (Channel 1) = Power Up Ramp on BAT Pin

Turquoise Line (Channel 2) = DOUT Gate Drive Output

DOUT goes from low to high when UVP Recovery = UVP Set Threshold +100 mV

Figure 27. UVP Recovery

Orange Line (Channel 1) = Power Down Ramp on BAT Pin

Turquoise Line (Channel 2) = DOUT Date Drive Output

DOUT goes from high to low when UVP threshold = UVP set Threshold + set delay time

Figure 28. UVP Set Condition

Orange Line (Channel 1) = Power Up Ramp on BAT pin

Turquoise Line (Channel 2) = DOUT Gate Drive Output

Figure 29. Initial Power Up, DOUT

Orange Line (Channel 1) = Power Up Ramp on BAT Pin

Turquoise Line (Channel 2) = COUT Gate Drive Output

Figure 30. Initial Power Up, COUT

Orange Line (Channel 1) = Power Up Ramp on BAT Pin

Turquoise Line (Channel 2) = COUT Gate Drive Output

COUT goes from high to low when OVP threshold = OVP set Threshold + set delay time

Figure 31. OVP Set Condition

Orange Line (Channel 1) = Decrease Voltage on BAT Pin

Turquoise Line (Channel 2) = COUT Gate Drive Output

COUT goes from low to high when OVP Recovery = OVP Set Threshold –100 mV

Figure 32. OVP Recovery Condition

11 Power Supply Recommendations

The recommended power supply for this device is a maximum 8-V operation on the BAT input pin.

12 Layout

12.1 Layout Guidelines

The following are the recommended layout guidelines:
1. Ensure the external power FETs are adequately compensated for heat dissipation with sufficient thermal heat spreader based on worst-case power delivery.
2. The connection between the two external power FETs should be very close to ensure there is not an additional drop for fault sensing.
3. The input RC filter on the BAT pin should be close to the terminal of the IC.

12.2 Layout Example

↻ Via connects between two layers

Figure 33. bq2970 Board Layout

Product Folder Links: *bq2970 bq2971 bq2972 bq2973*

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq2970	Click here	Click here	Click here	Click here	Click here
bq2971	Click here	Click here	Click here	Click here	Click here
bq2972	Click here	Click here	Click here	Click here	Click here
bq2973	Click here	Click here	Click here	Click here	Click here

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

SLYZ022 — *TI Glossary*.
    This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ29700DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FA	Samples
BQ29700DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FA	Samples
BQ29701DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FY	Samples
BQ29701DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FY	Samples
BQ29702DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FZ	Samples
BQ29702DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FZ	Samples
BQ29703DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F1	Samples
BQ29703DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F1	Samples
BQ29704DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2	Samples
BQ29704DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2	Samples
BQ29705DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F3	Samples
BQ29705DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F3	Samples
BQ29706DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F4	Samples
BQ29707DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F5	Samples
BQ29707DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	F5	Samples
BQ29716DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3P	Samples
BQ29716DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3P	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ29717DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3Q	Samples
BQ29717DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3Q	Samples
BQ29718DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3R	Samples
BQ29718DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3R	Samples
BQ29723DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3S	Samples
BQ29723DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3S	Samples
BQ29729DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3T	Samples
BQ29729DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3T	Samples
BQ29732DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3U	Samples
BQ29732DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3U	Samples
BQ29733DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4Q	Samples
BQ29733DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	4Q	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ29700DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29700DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29701DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29701DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29702DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29702DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29703DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29703DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29704DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29704DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29705DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29705DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29706DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29707DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29707DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29716DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29716DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29717DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ29717DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29718DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29718DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29723DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29723DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29729DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29729DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29732DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29732DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29733DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
BQ29733DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ29700DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29700DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29701DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29701DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29702DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29702DSET	WSON	DSE	6	250	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ29703DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29703DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29704DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29704DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29705DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29705DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29706DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29707DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29707DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29716DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29716DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29717DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29717DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29718DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29718DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29723DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29723DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29729DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29729DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29732DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29732DSET	WSON	DSE	6	250	210.0	185.0	35.0
BQ29733DSER	WSON	DSE	6	3000	210.0	185.0	35.0
BQ29733DSET	WSON	DSE	6	250	210.0	185.0	35.0

DSE (S−PDSO−N6)   PLASTIC SMALL OUTLINE

1,55
1,45

B

1,55
1,45

A

PIN 1 INDEX AREA

0.80
0,70

⌓ 0.08

0,20 REF.

C

SEATING PLANE

0,05
0,00

4X ⬚ 0,50

1   2   3

0,70
0,50

5X 0,60
0,40

6   5   4

6X 0.30
0,20   ⊕ 0.10Ⓜ C A B

4207810/A 03/06

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Small Outline No−Lead (SON) package configuration.
          D.   This package is lead−free.

TEXAS
INSTRUMENTS
www.ti.com

DSE (S−PWSON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

4x0,50

0,30   0,40

1,90

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

4x0,50

1,85   0,45

6x0,70

6x0,23

Non Solder Mask Defined Pad

0.14x45°

Example
Solder Mask Opening
(Note E)

0,85

0,28

Pad Geometry
(Note C)

0,05
All around

Non Solder Mask Defined Pad

0,12

Example
Solder Mask Opening
(Note E)

0,75

0,28

Pad Geometry
(Note C)

0,05
All around

4214628/A   04/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.

        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        E. Customers should contact their board fabrication site for solder mask tolerances.

IMPORTANT NOTICE