



1 Bit Arithmetic Logic Unit (ALU) using CMOS


P. Ratan Abhinav, SRM Institute of Science & Technology, Kattankulathur

Abstract— This document describes the working of a 1 bit Arithmetic Logic Unit (ALU) implemented using CMOS on the Synopsis platform. The ALU performs 3 logical operations AND, OR, XOR and a Half-Adder that adds two bits to produce 1 bit of Sum and 1 bit of Carry depending on the selection lines of a 4X1 Multiplexer

PARTICIPANT CIRCUIT DETAILS



ACTUAL WAVEFORMS & AREA ESTIMATE



TRUTH TABLE

$S_1, S_0 \Rightarrow$ selection lines of 4x1 MUX
 $Y \Rightarrow$ output of MUX, ALU
 $A, B \Rightarrow$ 1 bit inputs

S_1	S_0	Y
0	0	AND ($A \cdot B$)
0	1	OR ($A + B$)
1	0	XOR ($A \oplus B$)
1	1	SUM

REFERENCES

[1] Behzad Razavi, "Design of Analog CMOS Integrated Circuit"

Circuits”, New York, NY, USA: McGraw Hill, 2001.