**SIMULATION RESULTS OF SYSTEMVERILOG TEST BENCH ENVIRONMENT FOR FUNCTIONAL VERIFICATION OF SYNCHRONOUS FIFO MEMORY**



