

Logic in Computer Science - Assignment 5

3.4.7

a

We want to prove the set identity $[[\top]] = S$.

This holds by definition as seen in clause 1.

b

We want to prove the set identity $[[\perp]] = \emptyset$.

Again using clause 1, it holds as we see $s \not\models \perp$ meaning there is no $s \in S$ for which it holds. That means it must be the empty set so we can write $[[\perp]] = \emptyset$.

c

We want to prove the set identity $[[\neg\phi]] = S - [[\phi]]$.

From clause 3, we see that $s \models \neg\phi$ if and only if $s \not\models \phi$ in our model. This means, given an entire universe S , it must be in all the sets where $[[\phi]]$ is not true. So we can write $[[\neg\phi]] = S - [[\phi]]$.

d

We want to prove the set identity $[[\phi_1 \wedge \phi_2]] = [[\phi_1]] \cap [[\phi_2]]$.

From clause 4, $s \models \phi_1 \wedge \phi_2$ when $s \models \phi_1$ and $s \models \phi_2$ in our model. This means that s must be in the set where $[[\phi_1]]$ holds and in the set where $[[\phi_2]]$ is true. Thus it must be in intersection of ϕ_1 and ϕ_2 , so we write $[[\phi_1 \wedge \phi_2]] = [[\phi_1]] \cap [[\phi_2]]$.

e

We want to prove the set identity $[[\phi_1 \vee \phi_2]] = [[\phi_1]] \cup [[\phi_2]]$.

From clause 5, $s \models \phi_1 \vee \phi_2$ when $s \models \phi_1$ or $s \models \phi_2$ in our model. This means that s must be in the set where $[[\phi_1]]$ holds or the set where $[[\phi_2]]$ is true. Thus it must be in union of ϕ_1 and ϕ_2 , so we write $[[\phi_1 \vee \phi_2]] = [[\phi_1]] \cup [[\phi_2]]$.

f

We want to prove the set identity $[[\phi_1 \rightarrow \phi_2]] = (S - [[\phi_1]]) \cup [[\phi_2]]$.


From clause 6, $s \models \phi_1 \rightarrow \phi_2$ when $s \not\models \phi_1$ or $s \models \phi_2$ in our model. From (c) we know we can rewrite the first condition as $S - [[\phi_1]]$. Now, we also know from (e) that the **or** operator between two formula can be written as the union set of the two. Thus, we can write $[[\phi_1 \rightarrow \phi_2]] = (S - [[\phi_1]]) \cup [[\phi_2]]$.

3.4.10

a

We want to determine if the CTL formulas $EF\phi$ and $EG\phi$ are equivalent.

These are not equivalent. Consider the following model and let $\phi = s$



Then $EF\phi$ is true in the path $\pi = s_0 \rightarrow (s_1)^*$ but $EG\phi$ can never be true.

b

We want to determine if the CTL formulas $EF\phi \vee EF\psi$ and $EF(\phi \vee \psi)$ are equivalent.

Yes, they are equivalent.


To show this, consider that $s \models EF\phi \vee EF\psi$. We can now assume that $s \models EF\phi$ (or $s \models EF\psi$). Now, if we know that is a path including ϕ or ψ , this means that path also includes $\phi \vee \psi$ which means $s \models EF(\phi \vee \psi)$.

If we consider that $s \models EF(\phi \vee \psi)$, then we know that there is a path including $\phi \vee \psi$. This means there must exist a path with ϕ or there is a path with ψ , which is the same as $s \models EF\phi \vee EF\psi$

c

We want to determine if the CTL formulas $AF\phi \vee AF\psi$ and $AF(\phi \vee \psi)$ are equivalent.

These are not equivalent. Consider the following model and let $\phi = s$ and $\psi = r$.



In this model, $AF\phi \vee AF\psi$ can not be true as there is a path that does not include s in the first condition and the same for the other condition where there is a path where r is not included.

However, $AF(\phi \vee \psi)$ is always true as there exists no path that does not include either s or r .

NuSMV Exercise

1

The NuSMV code implementing this can be seen in appendix A1 or in file `NuSMVExercise.smv`

2

The specifications can be seen in the `main` module. The specification for *safety* is as follows

$$AG \neg((p0.label = l5) \ \& \ (p1.label = l5))$$

Where `l5` is the line for the critical section. This captures the property as it should always hold (for all paths and globally) that **not** both processes can be in the critical section (`l5`) at the same time.

The specification for *liveness* is as follows

$$AG ((p0.label \text{ in } l1, l2, l3, l4) \rightarrow AF (p0.label = l5))$$

This captures the liveness property as it says that it must always hold that if $p0$ is in the lines before the critical section then it follows it always will be in the critical section at some point.

The process $p1$ is not included as it is symmetric to $p0$.

3

The output is seen in appendix A2. The explanations are not told as in the output, but merely summarized.

For the safety specification:

p0 goes into the critical section since turn is 0.
p1 goes into the loop where it checks the flag of *p0*.
p0 sets its flag to false.
p1 goes out of the loop but does not yet set turn to 1.
p0 sets its flag to true and since turn is 0 it goes into the critical section again.
p1 sets turn to 1 and can now go into the critical section as well.

For the liveness specification:

p0 goes into the critical section as turn is 0.
p0 goes out of the critical section as sets its flag to false.
p1 now enters the 'turn-loop' and 'flag-loop' and leaves the flag-loop as it was false.
p0 sets its flag to true.
p1 sets turn to 1 and enters the critical section.
p0 enters the flag-loop as since turn is 1.
p1 sets its flag to false, then sets it to true and enters the critical section as turn again.
p0 is still in the flag-loop as *p1* has its flag to true.

The last two lines are looped and whenever *p0* has to do something, then *p1*'s flag is true so there is nothing to do.

A1

```

MODULE main
VAR
  turn  : {0,1};
  flag  : array 0..1 of boolean;
  p0    : process prc(turn, flag, 0);
  p1    : process prc(turn, flag, 1);
-- safety
SPEC AG !((p0.label = 15) & (p1.label = 15));
-- liveness
SPEC AG ((p0.label in {11,12,13,14}) -> AF (p0.label = 15));

MODULE prc(turn, flag, id)
VAR
  label : {11,12,13,14,15,16,17};
ASSIGN
  init(label)      := 11;
  init(flag[id]) := TRUE;
  next(label)      :=
    case
      (label = 11)                : 12;
      (label = 12) & (turn = 0) & (id = 0) : 15;
      (label = 12) & (turn = 1) & (id = 1) : 15;
      (label = 12) & (turn = 1) & (id = 0) : 13;
      (label = 12) & (turn = 0) & (id = 1) : 13;
      (label = 13) & (flag[1]) & (id = 0) : 13;
      (label = 13) & !(flag[1]) & (id = 0) : 14;
      (label = 13) & (flag[0]) & (id = 1) : 13;
      (label = 13) & !(flag[0]) & (id = 1) : 14;
      (label = 14)                : 12;
      (label = 15)                : 16;
      (label = 16)                : 17;
      (label = 17)                : 11;
    esac;
  next(turn)      :=
    case
      (label = 14)                : 1 - turn;
      TRUE                       : turn;
    esac;
  next(flag[id]) :=
    case
      (label = 11)                : TRUE;

```

```
(label = 16)          : FALSE;
TRUE                  : flag[id];
esac;
FAIRNESS running
```

A2

```
-- specification AG !(p0.label = 15 & p1.label = 15)  is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample
Trace Type: Counterexample
-> State: 1.1 <-
    turn = 0
    flag[0] = TRUE
    flag[1] = TRUE
    p0.label = 11
    p1.label = 11
-> Input: 1.2 <-
    _process_selector_ = p0
    running = FALSE
    p1.running = FALSE
    p0.running = TRUE
-> State: 1.2 <-
    p0.label = 12
-> Input: 1.3 <-
-> State: 1.3 <-
    p0.label = 15
-> Input: 1.4 <-
-> State: 1.4 <-
    p0.label = 16
-> Input: 1.5 <-
    _process_selector_ = p1
    p1.running = TRUE
    p0.running = FALSE
-> State: 1.5 <-
    p1.label = 12
-> Input: 1.6 <-
-> State: 1.6 <-
    p1.label = 13
-> Input: 1.7 <-
    _process_selector_ = p0
    p1.running = FALSE
    p0.running = TRUE
-> State: 1.7 <-
    flag[0] = FALSE
    p0.label = 17
-> Input: 1.8 <-
    _process_selector_ = p1
```

```

    p1.running = TRUE
    p0.running = FALSE
-> State: 1.8 <-
    p1.label = 14
-> Input: 1.9 <-
    _process_selector_ = p0
    p1.running = FALSE
    p0.running = TRUE
-> State: 1.9 <-
    p0.label = 11
-> Input: 1.10 <-
-> State: 1.10 <-
    flag[0] = TRUE
    p0.label = 12
-> Input: 1.11 <-
-> State: 1.11 <-
    p0.label = 15
-> Input: 1.12 <-
    _process_selector_ = p1
    p1.running = TRUE
    p0.running = FALSE
-> State: 1.12 <-
    turn = 1
    p1.label = 12
-> Input: 1.13 <-
-> State: 1.13 <-
    p1.label = 15
-- specification AG (p0.label in ((11 union 12) union 13) union 14 -> AF p0.labe
1 = 15) is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample
Trace Type: Counterexample
-> State: 2.1 <-
    turn = 0
    flag[0] = TRUE
    flag[1] = TRUE
    p0.label = 11
    p1.label = 11
-> Input: 2.2 <-
    _process_selector_ = p0
    running = FALSE
    p1.running = FALSE
    p0.running = TRUE

```



```
-> State: 2.2 <-
  p0.label = 12
-> Input: 2.3 <-
-> State: 2.3 <-
  p0.label = 15
-> Input: 2.4 <-
-> State: 2.4 <-
  p0.label = 16
-> Input: 2.5 <-
-> State: 2.5 <-
  flag[0] = FALSE
  p0.label = 17
-> Input: 2.6 <-
-> State: 2.6 <-
  p0.label = 11
-> Input: 2.7 <-
  _process_selector_ = p1
  p1.running = TRUE
  p0.running = FALSE
-> State: 2.7 <-
  p1.label = 12
-> Input: 2.8 <-
-> State: 2.8 <-
  p1.label = 13
-> Input: 2.9 <-
-> State: 2.9 <-
  p1.label = 14
-> Input: 2.10 <-
  _process_selector_ = p0
  p1.running = FALSE
  p0.running = TRUE
-> State: 2.10 <-
  flag[0] = TRUE
  p0.label = 12
-> Input: 2.11 <-
  _process_selector_ = p1
  p1.running = TRUE
  p0.running = FALSE
-> State: 2.11 <-
  turn = 1
  p1.label = 12
-> Input: 2.12 <-
-> State: 2.12 <-
```

```
p1.label = 15
-> Input: 2.13 <-
  _process_selector_ = p0
  p1.running = FALSE
  p0.running = TRUE
-- Loop starts here
-> State: 2.13 <-
  p0.label = 13
-> Input: 2.14 <-
  _process_selector_ = main
  running = TRUE
  p0.running = FALSE
-- Loop starts here
-> State: 2.14 <-
-> Input: 2.15 <-
  _process_selector_ = p1
  running = FALSE
  p1.running = TRUE
-> State: 2.15 <-
  p1.label = 16
-> Input: 2.16 <-
  _process_selector_ = p0
  p1.running = FALSE
  p0.running = TRUE
-> State: 2.16 <-
-> Input: 2.17 <-
  _process_selector_ = p1
  p1.running = TRUE
  p0.running = FALSE
-> State: 2.17 <-
  flag[1] = FALSE
  p1.label = 17
-> Input: 2.18 <-
-> State: 2.18 <-
  p1.label = 11
-> Input: 2.19 <-
-> State: 2.19 <-
  flag[1] = TRUE
  p1.label = 12
-> Input: 2.20 <-
-> State: 2.20 <-
  p1.label = 15
```