CS2610: Computer Organization and Architecture

Lab Report 1

Devansh Singh Rathore¹¹

Objective: In this lab we were supposed to analyse the efficiency of different **Adder** topologies in terms of **processing delay** and **power consumption**.

Problem: Given **two 4-bit** unsigned numbers **A** and **B** in **two 4-bit** registers. We were required to implement the addition of A and B in **Verilog** for the below mentioned scenarios:


- 1. Provided with 4 full adders and two 4-bit registers R0 and R1.
- 2. Provided with only 1 full adder and two 4-bit registers R0 and R1.

Theory:

A Full Adder circuit is a logical circuit that performs an addition operation on three single bit binary numbers and result out the carry and the summation. Equations for Full Adder:

$$Sum = a^b^c$$

$$Carry = a&b + (a^b)&c$$




For solving the **first problem**, we can use a **Ripple Carry Adder** circuit to perform a **4 bit** addition, which involves **four serial Adders** passing **carry** value as input to the next **Adder** in series. Initially the carry bit is set equal to **0**.


For solving the **second problem**, we can use the logic of a **Multiplexer** in nested **conditional statements** carring a register value from **00**, **01**, **10**, **11** and so on to add **bitwise** digits of **two** input numbers sequentially by passing through same **Full Adder** and then storing the sum in one of the registers finally. This will run under "**always**" condition triggered on "**posedge clock**" after the primary initialization of **carry** value. And after attaining the addition result, the value of **iterator** will again shift to **00** for the next **clock** cycle.

Procedure:


Provided with 4 full adders and two 4-bit registers R0 and R1-> CODE::




SIMULATION RESULT::



RTL SCHEMATIC::



POWER & MEMORY CONSUMTION SCHEMATIC:



Provided with only 1 full adder and two 4-bit registers R0 and R1-> CODE::


```
| Lagront View | Heb | Debug |
```

TEST_BENCH::


```
Layout View Meb

Image: Im
  nthesized Design - xc7z010dg400-1 (active)
```


SIMULATION RESULT::



RTL SCHEMATIC::



POWER & MEMORY CONSUMTION SCHEMATIC::



Observation:

Provided with 4 full adders and two 4-bit registers R0 and R1->

Total On-Chip power = 1.901 W

Junction Temperature = 46.9°C

Dynamic power consumption: 1.777W (93%)

Signals: 0.048W (3%)

Logic: 0.010W (1%)

I/O: 1.718W (96%)

Static Power consumption: 0.124W (7%)

Provided with only 1 full adder and two 4-bit registers R0 and R1->

Total On-Chip power = 0.722 W

Junction Temperature = 33.3°C

Dynamic power consumption: 0.614W (85%)

Signals: 0.083W (14%)

Logic: 0.052W (9%)

I/O: 0.478W (77%)

Static Power consumption: 0.108W (15%)

Conclusion:

1> The first scenario takes lesser power consumption than the second one.

2> Difference of **Dynamic power consumption** to the static power consumption

(%) is more in the first case. This shows the presence of more % of parallel

programing in the **first** case as compared to the **second** case.

3> In the second case, with lesser number of full adders, there is more

distribution of load among the Signals and Logic as compared to the first case.

4> The use of predefined modules of xor, and, or increases On-Chip power

consumtion, as compared to when we use direct expression forms of these

operators (^,&,|) by a visible difference.

5> There was parallel allocation in the first case, and hence there was more On-

Chip power consumption in it as compared to the **second** case.

6> There was more time delay in the first scenario, and hence it took more On-

Chip power consumption as compared to the **second** case.

Result:

1> Use of lesser number of hierarchical modules and reducing the loads on path

of functioning of a program, may reduce the total On-Chip power consumption.

2> With different scenarios of design of circuits; power consumtion, Junction

temperature, Dynamic/Static power consumption difference can vary.

3> Parallel computing increases the total On-Chip power consumption.

4> Time delay varies for different paths in a same circuit.

.....