

# CS2610: Computer Organization and Architecture

## Lab Report 1

Devansh Singh Rathore<sup>11</sup>

**Objective:** In this lab we were supposed to analyse the efficiency of different **Adder** topologies in terms of **processing delay** and **power consumption**.

**Problem:** Given **two 4-bit** unsigned numbers **A** and **B** in **two 4-bit** registers. We were required to implement the addition of A and B in **Verilog** for the below mentioned scenarios:

1. Provided with **4 full adders** and **two 4-bit** registers **R0** and **R1**.
2. Provided with only **1 full adder** and **two 4-bit** registers **R0** and **R1**.


### Theory:

A **Full Adder** circuit is a logical circuit that performs an addition operation on **three** single bit binary numbers and result out the carry and the summation.

Equations for **Full Adder**:

$$\text{Sum} = a \oplus b \oplus c$$

$$\text{Carry} = a \& b + (a \oplus b) \& c$$




For solving the **first problem**, we can use a **Ripple Carry Adder** circuit to perform a **4 bit** addition, which involves **four serial Adders** passing **carry** value as input to the next **Adder** in series. Initially the carry bit is set equal to **0**.

For solving the **second problem**, we can use the logic of a **Multiplexer** in nested **conditional statements** carrying a register value from **00, 01, 10, 11** and so on to add **bitwise** digits of **two** input numbers sequentially by passing through same **Full Adder** and then storing the sum in one of the registers finally. This will run under “**always**” condition triggered on “**posedge clock**” after the primary initialization of **carry** value. And after attaining the addition result, the value of **iterator** will again shift to **00** for the next **clock** cycle.

### Procedure:

**Provided with 4 full adders and two 4-bit registers R0 and R1->**

### CODE::




```
lab1a_111701011 - [C:/Users/student.ECPC018/Desktop/lab1a_111701011/lab1a_111701011.xpr] - Vivado 2016.2
Search commands
Synthesis Complete


Project Summary x lab1.v (2) x
C:/Users/student.ECPC018/Desktop/lab1a_111701011/lab1a_111701011.srcs/sources_1/new/lab1.v

1 `timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 01/14/2019 02:14:31 PM
7 // Design Name:
8 // Module Name: lab1
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module lab1(input [3:0] a, input [3:0] b, output [3:0] R0, output [3:0] R1);
24
25
26     full_adder FA1 (a[0],b[0],0,R0[0],R1[0]);
27     full_adder FA2 (a[1],b[1],R1[0],R0[1],R1[1]);
28     full_adder FA3 (a[2],b[2],R1[1],R0[2],R1[2]);
29     full_adder FA4 (a[3],b[3],R1[2],R0[3],R1[3]);
30
31 endmodule
32
```


### SIMULATION RESULT::



## RTL SCHEMATIC::



## POWER & MEMORY CONSUMPTION SCHEMATIC::



**Provided with only 1 full adder and two 4-bit registers R0 and R1->**

**CODE::**

```
lab1b_111701011 - [C:/Users/student.ECPC018/Desktop/lab1b_111701011/lab1b_111701011.xpr] - Vivado 2016.2
Layout View Help
ntesized Design - xc7z010dpg400-1 (active)
Synthesis Complete


lab1b.v
C:/Users/student.ECPC018/Desktop/lab1b_111701011/lab1b_111701011/srcs/sources_1/new/lab1b.v
15 //
16 //
17 //
18 //
19 //
20 //
21 //
22 //
23 module lab1b(input [3:0] a, input [3:0] b, input clk, output [4:0] out);
24 reg [3:0] R0;
25 reg [3:0] R1;
26 reg [1:0] c;
27 initial
28 begin
29 c=2'b00;
30 end
31 always@(posedge clk)
32 begin
33 if(c==2'b00)
34 begin
35 R1[0]=0;
36 R0[0] =a[0]*b[0]*R1[0];
37 R1[0] =a[0]ab[0] + (a[0]*b[0])aR1[0];
38 c=2'b01;
39 end
40 else if(c==2'b01)
41 begin
42 R0[1] =a[1]*b[1]*R1[0];
43 R1[0] =a[1]ab[1] + (a[1]*b[1])aR1[0];
44 c=2'b10;
45 end
46 else if(c==2'b10)
47 begin
48 R0[2] =a[2]*b[2]*R1[0];
49 R1[0] =a[2]ab[2] + (a[2]*b[2])aR1[0];
50 c=2'b11;
51 end
52 else
53 begin
54 R0[3] =a[3]*b[3]*R1[0];
55 R1[0] =a[3]ab[3] + (a[3]*b[3])aR1[0];
56 c=2'b00;
57 end
58 end
59 assign out[0]=R0[0];
60 assign out[1]=R0[1];
61 assign out[2]=R0[2];
62 assign out[3]=R0[3];
63 assign out[4]=R1[0];
64 endmodule
65
66
```

## TEST\_BENCH::


```
lab1b_111701011 - [C:/Users/student.ECPC018/Desktop/lab1b_111701011/lab1b_111701011.xpr] - Vivado 2016.2
Layout View Help
ntesized Design - xc7z010dpg400-1 (active)
Synthesis Complete

lab1b.v
C:/Users/student.ECPC018/Desktop/lab1b_111701011/lab1b_111701011/srcs/jam_1/new/T_B.v
15 //
16 // Revisions:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 //
22 //
23 module testbench();
24 reg [3:0] a;
25 reg [3:0] b;
26 reg clk;
27 wire [4:0] out;
28
29 lab1b T1(
30 .a(a),
31 .b(b),
32 .clk(clk),
33 .out(out)
34 );
35
36 initial begin
37 a = 4'h000;
38 b = 4'h100;
39 clk=0;
40 #20
41 clk=1;
42 #20
43 clk=0;
44 #20
45 clk=1;
46 #20
47 clk=0;
48 #20
49 clk=1;
50 #20
51 clk=0;
52 #20
53 clk=1;
54 #20
55 clk=0;
56 #20
57 $finish;
58 end
59
60 endmodule
61
62
```


## SIMULATION RESULT::



## RTL SCHEMATIC::



## POWER & MEMORY CONSUMPTION SCHEMATIC::



## Observation:

**Provided with 4 full adders and two 4-bit registers R0 and R1->**

Total On-Chip power = 1.901 W

Junction Temperature = 46.9°C

Dynamic power consumption: 1.777W (93%)

  Signals: 0.048W (3%)

  Logic: 0.010W (1%)

  I/O: 1.718W (96%)

Static Power consumption: 0.124W (7%)

**Provided with only 1 full adder and two 4-bit registers R0 and R1->**

Total On-Chip power = 0.722 W

Junction Temperature = 33.3°C

Dynamic power consumption: 0.614W (85%)

Signals: 0.083W (14%)

Logic: 0.052W (9%)

I/O: 0.478W (77%)

Static Power consumption: 0.108W (15%)

### **Conclusion:**

- 1> The **first** scenario takes lesser **power consumption** than the **second** one.
- 2> Difference of **Dynamic power consumption** to the **static power consumption (%)** is **more** in the **first** case. This shows the presence of **more % of parallel programming** in the **first** case as compared to the **second** case.
- 3> In the **second** case, with **lesser** number of **full adders**, there is more distribution of **load** among the **Signals** and **Logic** as compared to the **first** case.
- 4> The use of predefined modules of **xor, and, or** increases **On-Chip power consumption**, as compared to when we use direct expression forms of these **operators (^,&,|)** by a visible difference.
- 5> There was **parallel allocation** in the **first** case, and hence there was **more On-Chip power consumption** in it as compared to the **second** case.
- 6> There was more **time delay** in the **first** scenario, and hence it took more **On-Chip power consumption** as compared to the **second** case.

### **Result:**

- 1> Use of **lesser** number of **hierarchical modules** and reducing the **loads** on path of functioning of a program, may **reduce** the total **On-Chip power consumption**.
- 2> With different scenarios of design of circuits; **power consumption, Junction temperature, Dynamic/Static power consumption** difference can vary.
- 3> **Parallel computing increases** the total **On-Chip power consumption**.
- 4> **Time delay** varies for different **paths** in a same circuit.



.....