CS2610: Computer Organization and Architecture <u>Lab 5: Report</u>

Devansh Singh Rathore(111701011), Himanshu Jain(111701013)

Objective

To design a simple 4-bit ALU and analyse the efficiency in terms of processing delay and power consumption.

Problem

In the previous labs you had already designed and analysed different 4-bit adder, subtractors and multipliers in Verilog.

- a.) By choosing the best candidates from above, design a 4-bit ALU to perform fast addition, subtraction, bitwise AND and bitwise OR operations. There should be a control unit to select the required operation.
- b.) Using the designed 4-bit ALU, implement an 8-bit ALU to perform the same operations.

Design

a.\	4-	bit	Al	LU

We have used the carry look ahead 4-bit adder to add the two given 4-bit numbers as it has given us the least time delay.
 For subtraction we have calculated the 2's complement of the second number to be subtracted and then adder to the first one using the above designed carry look ahead adder.
 For calculating 2's complement - Starting from the least significant bit, the bit remains same till we encounter 1, after that all 0's are converted to 1 and all 1's are converted to 0.
 For bitwise AND and bitwise OR we have simply calculated it bitwise.
 For the control unit we have taken a 2-bit input from the user and checked if it is 00-addition, 01-Subtraction, 10-bitwise AND, 11-bitwise OR.

b.) 8-bit ALU using 4-bit ALU

- ☐ For addition we have passed the cout from the first four bits to second four bits and added the second four bit.
- ☐ For subtraction we have passed the complement of the cout from the first four bits to second four bits and then they were subtracted.
- ☐ For bitwise AND and bitwise OR 4-bit ALU was called two times, first for the starting four bits and second for the second set of four bits.
- ☐ For control unit same procedure was followed and the same input is passed to the 4-bit ALU.

Implementation

a.) 4-bit ALU

```
Code for the main program
module main(input [1:0] op, [3:0] a,b, output reg [3:0]out, output reg
cout);
    reg [3:0] a1,a2,b1,b2;
    wire [3:0] o1,o2;
    wire c1,c2;
    adder A(a1,b1,o1,c1);
    subtractor B(a2,b2,o2,c2);
    always@*
    begin
    if(op==2'b00)
    begin
    a1 = a;
    b1 = b;
    out = o1;
    cout=c1;
    end
    else if(op==2'b01)
    begin
    a2=a;
    b2 = b;
    out = 02;
    cout = c2;
    end
    else if(op==2'b10)
    begin
    out[0]=a[0]&b[0];
    out[1]=a[1]&b[1];
    out[2]=a[2]&b[2];
    out[3]=a[3]&b[3];
    cout = 0;
    end
    else
    begin
    out[0]=a[0]|b[0];
    out[1]=a[1]|b[1];
```

```
out[2]=a[2]|b[2];
    out[3]=a[3]|b[3];
    cout = 0;
    end
    end
Endmodule
Code for the adder(carry look ahead 4-bit)
module adder(input [3:0] a,b, output [3:0] S,cout);
wire [3:0] C;
assign C[0] = a[0] \& b[0];
assign C[1] = (a[1]&b[1]) | ((a[1]^b[1])&(a[0]&b[0]));
assign C[2] = (a[2]\&b[2]) | ((a[2]^b[2])\&(a[1]\&b[1])) |
((a[2]^b[2])&(a[1]^b[1])&(a[0]&b[0]));
assign C[3] = (a[3]\&b[3]) | ((a[3]^b[3])\&(a[2]\&b[2])) |
((a[3]^b[3])&(a[2]^b[2])&(a[1]&b[1]))
\[ ((a[3]^b[3])&(a[2]^b[2])&(a[1]^b[1])&(a[0]&b[0]));
assign S[0] = a[0]^b[0];
assign S[1] = a[1]^b[1]^C[0];
assign S[2] = a[2]^b[2]^C[1];
assign S[3] = a[3]^b[3]^C[2];
assign cout = C[3];
endmodule
Code for the Subtractor
module subtractor (input [3:0] a,b, output [3:0] S,cout);
   wire [3:0] re;
    comp C (b,re);
    adder Ad(a,re,S,cout);
Endmodule
Code for the calculating the complement of a 4-bit number
module comp(input [3:0] a, output reg [3:0] o);
    always@*
```

```
begin
    if(a[0]==1)
    begin
    o[0] = a[0];
    o[1] = \sim a[1];
    o[2] = \sim a[2];
    o[3] = \sim a[3];
    end
    else if(a[1]==1)
    begin
    o[0] = a[0];
    o[1] = a[1];
    o[2] = \sim a[2];
    o[3] = \sim a[3];
    end
    else if(a[2]==1)
    begin
    o[0] = a[0];
    o[1] = a[1];
    o[2] = a[2];
    o[3] = \sim a[3];
    end
    else
    begin
    o[0] = a[0];
    o[1] = a[1];
    o[2] = a[2];
    o[3] = a[3];
    end
    end
endmodule
b.) 8-bit ALU using 4-bit ALU
module main(input [1:0]op, input [7:0] a,b, output [7:0] out,output cout);
    wire c1;
    reg c2;
    ALU A1 (op,a[3:0],b[3:0],0,out[3:0],c1);
    ALU A2 (op,a[7:4],b[7:4],c2,out[7:4],cout);
    always@*
```


begin

```
if(op==2'b00)
begin
c2 = c1;
end
else if(op==2'b01)
begin
c2 = ~c1;
end
else
begin
c2 = 0;
end
end
end
```


Experiments


a.) 4-bit ALU

1. Simulation snapshots:




2. Schematic diagram:






3. Synthesis report.




Timing Diagram




Power Results

a.) 8-bit ALU using 4-bit ALU


1.) Simulation snapshots:




2.) Schematic diagram:



3.) Synthesis report.



Timing Diagram



Power Results

Observations

Implementing 4-bit ALU to perform fast addition, subtraction, bitwise AND and bitwise OR operations:

Dynamic Power used: 2.485W Static Power used: 0.139W

Total On Chip Power used: 2.625W

Static Power is 5% of the total power while dynamic power is 95%.

In dynamic power,

90% is used for I/O operations = 2.217W

2% is used in logic = 0.061W

8% is used in signals = 0.208W

Junction Temperature was 55.3 ° C

Total Delay = 6.464

Using the designed 4-bit ALU, implementing an 8-bit ALU to perform the same operations:

Dynamic Power used: 4.977W Static Power used: 0.251W

Total On Chip Power used: 5.227W (Junction temperature exceeded) Static Power is 5% of the total power while dynamic power is 95%.

In dynamic power,

87% is used for I/O operations = 4.328W

3% is used in logic = 0.174W 10% is used in signals = 0.475W Junction Temperature was 85.3 °C Total Delay = 8.098

Key observations in trends of power consumption and timings:

- 1. Implementation of the 4-bit ALU, consumed lesser power as compared to previous designs of Adder and Subtractor circuits individually.
- 2. However, total delay of 4-bit ALU is higher as compared to that of individual circuits of adder, subtractor which might be caused due to addition of extra components to switch between adder/subtractor/and operation/or operation.
- 3. More Dynamic power is consumed, due to higher pipeline structure of circuit design.
- 4. Designing 8-bit ALU consumed more power as well as has higher total delay than the 4-bit ALU circuits obviously because it has denser component circuit structure and involves double the processes.
- 5. Power consumption seems to be doubled(approx.) in 8-bit ALU implementation as compared to the 4-bit ALU implementation, which is expected because it involves approximately double the algorithm(and logical) steps and deals with registers and other data types of nearly double the size of that used in the 4-bit ALU implementation.
- 6. In the case of total delay, total time delay in the 8-bit ALU implementation is lesser than the double of the total time delay in the 4-bit ALU, as:
 - For (bitwise OR/AND) operations: Calculations in first half of 8-bit ALU (0th to 3rd bit) and (4th to 7th bit) goes in parallel(static way) without influencing each other.
 - For Adder/Subtractor operations: Calculations in first half of 8-bit ALU (0th to 3rd bit)
 - for carry/borrow affects the other half (4th to 7th bit) and then calculation of rest of the process goes in parallel structure.
- 7. Inconsistency: Junction temperature exceeded in the implementation of the 8-bit ALU, mainly due to working with registers of large size, and complex logical circuit used.

Conclusions

We analyzed the power efficiency and total time delay of 4 bit ALU, and constructed 8 bit ALu using two such ALU's .

Further, more bit ALU's can be constructed using 4 bit ALU's and 4 bit ALU's can also be constructed using 4 1-bit ALU.

Thus using 1-bit ALU we can design 4-bit ALU and then using 4-bit we can design 8-bit and so on.