





element is moved to the most significant position.



Unpack





unpcklps copies and interleaves the 2 lower elements from each of the 2 operands. **unpckhps** copies and interleaves the 2 higher elements from each of the 2 operands into the destination register.



Comparison Instructions

The comparison instructions compare 2 operands and set true (all 1s) or false (all 0s) into destination register. Source operand can be an xmm register or memory, but the destination must be an xmm register.

Condition	Scalar Operation	Packed Operation
$x = y, \quad x \neq y$	<code>cmpeqss, cmpneqss</code>	<code>cmpeqps, cmpneqps</code>
$x < y, \quad x \leq y$	<code>cmpltss, cmpnlts</code>	<code>cmpltps, cmpnltps</code>
$x \leq y, \quad x \geq y$	<code>cmplss, cmpnlss</code>	<code>cmpleps, cmpnltps</code>




Bitwise Logical Instructions

Logical instructions perform bitwise logical operation on packed floating-point elements. The typical usages are negating numbers and converting to absolute values.

Operation	Instruction
AND	<code>andps</code>
OR	<code>orps</code>
XOR	<code>xorps</code>
AND NOT	<code>andnps</code>


Absolute Value

To perform absolute value operation, store 0 at the most significant bit (sign bit) and 1s at the rest bits in source register. Then perform AND operation: `number & 7FFFFFFFh`.



Negate

To perform negating, store 1 at the most significant bit and 0s at the rest bits. Then perform XOR operation: $number \wedge 8000000h$.






Conversion

Conversion instructions convert from floating-point number to integer or vice versa.

Conversion	Scalar Operation	Packed Operation
Float to integer with rounding	<code>cvtss2si</code>	<code>cvtps2pi</code>
Float to integer with truncation	<code>cvtss2si</code>	<code>cvttps2pi</code>
Integer to float	<code>cvtss2ss</code>	<code>cvtpi2ps</code>

The packed operations, **`cvtps2pi`**, **`cvttps2pi`** and **`cvtpi2ps`** convert 2 numbers in parallel, not 4 because MMX registers (mm0~mm7) are 64-bit long (2x32-bit). Therefore, two upper elements in XMM registers are not used in conversion.



Streaming memory Instructions

SSE lets read-miss latency overlap execution via the use of prefetching, and it allows write-miss latency to be reduced by overlapping execution via streaming stores.

Prefetch Instructions

The prefetch instructions provide cache hints to fetch data to the L1 and/or L2 cache before the program actually needs the data. This minimizes the data access latency. These instructions are executed asynchronously, therefore, program executions are not stalled while prefetching.

`prefetcht0`: move the data from memory to L1 and L2 caches using t0 hint.

`prefetcht1`: move the data from memory to L2 cache using t1 hint.

`prefetchnta`: move non-temporal aligned data from memory to L1 cache directly (bypass L2).

Note that AMD athlonXP, Intel Pentium4 or higher CPUs include automatic cache prefetching, therefore, it is not necessary to call these instructions manually in your code.

Streaming Store Instructions

Streaming store move instructions store non-temporal data directly to memory without updating the cache. This minimizes cache pollution and unnecessary bus bandwidth between cache and XMM registers because it does not write-allocate on a write miss.

Non-temporal means the data are accessed irregularly at long intervals (referenced once and not reused in immediate future) , for example, vertex data in 3D graphics are re-generated every frame. Write-allocate means that data write into the cache when cache miss occurs.

movntps: move 4 of non-temporal floating-point elements from XMM register to memory directly and bypasses the cache. The memory address must be aligned 16-byte boundaries.

movntq: move non-temporal quadword (2 integers, 4 shorts or 8 chars) from XMM register to memory and bypasses the cache.

```
movntps [edi], xmm0  
  
movntq [edi], mm0
```

Store Fence

sfence guarantees that the data of any store instructions earlier than **sfence** instruction will be written to memory before any subsequent store instruction.

The following inline assembly example shows copying 4 float data (16-byte block) at once from source to destination array.

```
// move 4 floats (16-bytes) at once  
__asm {  
    mov     ecx,    count        // # of float data  
    chr     ecx,    2            // # of 16-byte blocks (4 floats)  
    mov     edi,    dst          // dst pointer  
    mov     esi,    src          // src pointer  
  
loop1:  
    movaps  xmm0,    [esi]       // get from src  
    movaps  [edi],   xmm0        // put to dst  
  
    add     esi,    16  
    add     edi,    16  
  
    dec     ecx          // next  
    jnz     loop1  
}
```

Detecting SSE support

cpuid instruction can be used whether the processor supports SSE or not. Most x86 processors support **cpuid** instruction nowadays, which returns CPU information and supported features. In order to determine your CPU supports **cpuid** instruction, try to toggle(modify) bit 21 in EFLAGS. If bit 21 can be toggled, cpuid can be called.

Calling **cpuid** with **eax=01h** returns standard feature flags to the **edx** register. SSE is supported if bit 25 (26th bit from the least significant bit) of **edx** register is 1. In addition, bit-26 is for SSE2 support and bit-23 is for MMX support.

This is a very simple program to detect SSE support and other features: [cpuid_msvc.zip](#).

(Note that this program uses MSVC specific inline assembly codes in it.)

Example of Inline Assembly

The following program is an example of SSE usages in MSVC inline assembly. It includes example codes of all above SSE instructions.

Download the source and binary: [sse_msvc.zip](#)

