Міністерство освіти і науки України

Національний університет "Львівська політехніка"

Кафедра ЕОМ



3BiT

З лабораторної роботи №3

3 дисципліни: «Моделювання комп'ютерних систем»

На тему: «Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan3A FPGA»

Варіант 23

Виконав

Студент групи КІ-201

Равчак В.А.

Перевірив:

Козак Н.Б.

Сторінка **1** з **21**

Мета роботи: На базі стенда Elbert V2 – Spartan3A FPGA реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог

Мій варіант - №23

BAPIAHT(KI-201)	ВИРАЗ
23	((OP1 - 2) + OP2 + 10) >> 1

Рис. 1 - скріншот заданого варіанту

Виконання роботи




Рис. 2 - Top Level

```
Файл ACC.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ACC is
Port ( WR : in STD_LOGIC;
RESET : in STD_LOGIC;
CLK : in STD_LOGIC;
```

```
INPUT: in STD LOGIC VECTOR (7 downto 0);
     OUTPUT: out STD LOGIC VECTOR (7 downto 0));
end ACC;
architecture ACC arch of ACC is
  signal DATA: STD LOGIC VECTOR (7 downto 0);
begin
  process (CLK)
  begin
    if rising edge(CLK) then
      if RESET = '1' then
        DATA <= (others => '0');
      elsif WR = '1' then
        DATA <= INPUT;
      end if;
    end if;
  end process;
  OUTPUT <= DATA;
end ACC arch;
```

```
Файл ALU.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ALU is
  Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
     B: in STD LOGIC VECTOR(7 downto 0);
     OP: in STD LOGIC VECTOR(1 downto 0);
                                                                Сторінка 3 з 21
     OUTPUT: out STD LOGIC VECTOR(7 downto 0);
                  OVERFLOW: out STD LOGIC);
end ALU;
```

```
architecture ALU_Behavioral of ALU is
     signal ALUR: STD LOGIC VECTOR(15 downto 0) := (others => '0');
     signal Carry: STD LOGIC := '0';
begin
     process(A, B, OP)
     begin
           case (OP) is
                 when "01" => ALUR <= ("00000000" & A) + ("00000000" &
B);
                 when "10" => ALUR <= ("00000000" & A) + ("11111111" &
not B) + "0000000000000001";
                 when "11" => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) srl to_integer(unsigned(B)));
ALUR(15 downto 8) <= "00000000";
                 when others => ALUR <= ("00000000" & B);
           end case;
     end process;
     OUTPUT <= ALUR(7 downto 0);
     OVERFLOW <= ALUR(8) OR ALUR(9) OR ALUR(10) OR ALUR(11) OR
ALUR(12) OR ALUR(13) OR ALUR(14) OR ALUR(15);
end ALU Behavioral;
```

```
Файл CPU.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity CPU is
     port(ENTER OP1: IN STD LOGIC;
                ENTER OP2: IN STD LOGIC;
                CALCULATE: IN STD LOGIC;
                RESET: IN STD LOGIC;
                CLOCK: IN STD LOGIC;
                RAM WR: OUT STD LOGIC;
                RAM ADDR: OUT STD LOGIC VECTOR(1 DOWNTO 0);
                CONST: OUT STD LOGIC VECTOR(7 DOWNTO 0);
                ACC WR: OUT STD LOGIC;
                ACC RST: OUT STD LOGIC;
                                                           Сторінка 4 з 21
                IN SEL: OUT STD LOGIC VECTOR(1 downto 0);
                OP: OUT STD_LOGIC VECTOR(1 DOWNTO 0));
end CPU;
```

```
architecture CPU arch of CPU is
type STATE TYPE is (RST, IDLE, LOAD OP1, LOAD OP2, RUN CALCO,
RUN_CALC1, RUN_CALC2, RUN_CALC3, RUN_CALC4, FINISH);
signal CUR STATE: STATE TYPE;
signal NEXT STATE: STATE TYPE;
begin
     SYNC PROC: process (CLOCK)
 begin
   if (rising edge(CLOCK)) then
    if (RESET = '1') then
      CUR STATE <= RST;
    else
      CUR STATE <= NEXT STATE;
    end if;
   end if;
 end process;
     NEXT STATE DECODE: process (CLOCK, ENTER OP1, ENTER OP2,
CALCULATE)
 begin
   NEXT STATE <= CUR STATE;
           case(CUR STATE) is
                 when RST =>
                       NEXT STATE <= IDLE;
                 when IDLE
                       if (ENTER OP1 = '1') then
                            NEXT STATE <= LOAD OP1;
                       elsif (ENTER OP2 = '1') then
                             NEXT STATE <= LOAD OP2;
                       elsif (CALCULATE = '1') then
                            NEXT STATE <= RUN CALCO;
                       else
                             NEXT STATE <= IDLE;
                       end if;
                 when LOAD OP1 =>
                       NEXT STATE <= IDLE;
                                                               Сторінка 5 з 21
                 when LOAD OP2 =>
                       NEXT_STATE <= IDLE;</pre>
                 when RUN CALCO =>
```

```
NEXT STATE <= RUN CALC1;
               when RUN CALC1 =>
                     NEXT STATE <= RUN CALC2;
               when RUN CALC2 =>
                     NEXT_STATE <= RUN_CALC3;</pre>
               when RUN CALC3 =>
                     NEXT STATE <= RUN CALC4;
               when RUN CALC4 =>
                     NEXT_STATE <= FINISH;</pre>
               when FINISH
                                 =>
                     NEXT STATE <= FINISH;</pre>
               when others
                                            =>
                     NEXT STATE <= IDLE;</pre>
          end case;
end process;
    OUTPUT DECODE: process (CUR STATE)
    begin
          case (CUR STATE) is
               when RST =>
                     RAM WR <= '0';
                     RAM ADDR <= "00";
                     CONST <= "00000000";
                     ACC WR <= '0';
                     ACC RST <= '1';
                     IN_SEL <= "00";
                     OP <= "00";
               when LOAD OP1 =>
                     RAM_WR <= '1';
                     RAM ADDR <= "00";
                     CONST <= "00000000";
                     ACC WR <= '0';
                     ACC RST <= '1';
                     IN SEL <= "00";
                     OP <= "00";
               when LOAD_OP2 =>
                     RAM WR <= '1';
                     RAM ADDR <= "01";
                     CONST <= "00000000";
                     ACC WR <= '0';
                     ACC RST <= '1';
                                                              Сторінка 6 з 21
                     IN SEL <= "00";
                     OP <= "00";
               when RUN CALCO =>
```

```
RAM WR <= '0';
     RAM ADDR <= "00";
     CONST <= "00000000";
     ACC_WR <= '1';
     ACC RST <= '0';
     IN SEL <= "01";
     OP <= "01";
when RUN CALC1 =>
     RAM_WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000010";
     ACC WR <= '1';
     ACC RST <= '0';
     IN SEL <= "10";
     OP <= "10";
when RUN CALC2 =>
     RAM WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC WR <= '1';
     ACC RST <= '0';
     IN SEL <= "01";
     OP <= "01";
when RUN CALC3 =>
     RAM WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00001010";
     ACC WR <= '1';
     ACC RST <= '0';
     IN SEL <= "10";
     OP <= "01";
when RUN CALC4 =>
     RAM WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000001";
     ACC WR <= '1';
     ACC RST <= '0';
     IN SEL <= "10";
     OP <= "11";
when IDLE =>
     RAM WR <= '0';
                                             Сторінка 7 з 21
     RAM ADDR <= "00";
     CONST <= "00000000";
     ACC WR <= '0';
```

```
Файл MUX.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MUX is
     PORT(
           SEL: in STD_LOGIC_VECTOR(1 downto 0);
           CONST: in STD_LOGIC_VECTOR(7 downto 0);
           --CONST1: in STD_LOGIC_VECTOR()
           DATA INO: in STD LOGIC VECTOR(7 downto 0);
           DATA_IN1: in STD_LOGIC_VECTOR(7 downto 0);
           OUTPUT: out STD_LOGIC_VECTOR(7 downto 0)
     );
end MUX;
architecture Behavioral of MUX is
begin
     process (SEL, DATA_INO, DATA_IN1, CONST)
     begin
           if (SEL = "00") then
                 OUTPUT <= DATA_INO;
           elsif (SEL = "01") then
                 OUTPUT <= DATA IN1;
           else
                 OUTPUT <= CONST;
                                                                Сторінка 8 з 21
           end if;
     end process;
end Behavioral;
```

```
Файл RAM.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RAM is
     port(
                 WR: IN STD LOGIC;
                 ADDR: IN STD LOGIC VECTOR(1 DOWNTO 0);
                 DATA: IN STD LOGIC VECTOR(7 DOWNTO 0);
                 CLOCK: IN STD_LOGIC;
                 OUTPUT: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
                 );
end RAM;
architecture RAM arch of RAM is
     type ram type is array (3 downto 0) of STD LOGIC VECTOR(7 downto
0);
     signal UNIT : ram type;
begin
     process(ADDR, CLOCK, UNIT)
      begin
           if(rising edge(CLOCK)) then
                 if (WR = '1') then
                       UNIT(conv integer(ADDR)) <= DATA;</pre>
                 end if;
           end if;
           OUTPUT <= UNIT(conv integer(ADDR));
     end process;
end RAM_arch;
```

```
Файл SEG_DECODER.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
entity SEG DECODER is
     port( CLOCK : IN STD LOGIC;
                RESET: IN STD LOGIC;
                ACC_DATA_OUT_BUS: IN STD_LOGIC_VECTOR(7
DOWNTO 0):
                                            : OUT STD_LOGIC;
                COMM ONES
                COMM DECS
                                      : OUT STD LOGIC;
                COMM HUNDREDS : OUT STD_LOGIC;
                SEG_A
                           : OUT STD LOGIC;
                SEG B
                           : OUT STD LOGIC;
                SEG_C
SEG_D
                           : OUT STD LOGIC;
                SEG D
                           : OUT STD LOGIC;
                SEG_E
                           : OUT STD LOGIC;
                SEG F
                           : OUT STD LOGIC;
                SEG_G
                           : OUT STD LOGIC;
                DP
                           : OUT STD LOGIC);
end SEG_DECODER;
architecture Behavioral of SEG DECODER is
     signal ONES BUS: STD LOGIC VECTOR(3 downto 0) := "0000";
     signal DECS BUS: STD LOGIC VECTOR(3 downto 0) := "0001";
     signal HONDREDS_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0000";
begin
     BIN TO BCD: process (ACC DATA OUT BUS)
    variable hex src: STD LOGIC VECTOR(7 downto 0);
    variable bcd : STD LOGIC VECTOR(11 downto 0);
  begin
             := (others => '0');
    bcd
               := ACC DATA OUT BUS;
    hex src
    for i in hex src'range loop
     if bcd(3 downto 0) > "0100" then
        bcd(3 downto 0) := bcd(3 downto 0) + "0011";
     end if;
     if bcd(7 downto 4) > "0100" then
        bcd(7 downto 4) := bcd(7 downto 4) + "0011";
     end if;
     if bcd(11 downto 8) > "0100" then
                                                             Сторінка 10 з 21
        bcd(11 downto 8) := bcd(11 downto 8) + "0011";
     end if;
```

```
bcd := bcd(10 downto 0) & hex src(hex src'left); -- shift bcd + 1 new
entry
      hex src := hex src(hex src'left - 1 downto hex src'right) & '0'; -- shift
src + pad with 0
   end loop;
    HONDREDS BUS <= bcd (11 downto 8);
   DECS_BUS <= bcd (7 downto 4);
    ONES BUS
                 <= bcd (3 downto 0);
  end process BIN TO BCD;
      INDICATE : process(CLOCK)
           type DIGIT TYPE is (ONES, DECS, HUNDREDS);
           variable CUR_DIGIT : DIGIT_TYPE := ONES;
           variable DIGIT VAL
                                  : STD LOGIC VECTOR(3 downto 0) :=
"0000";
           variable DIGIT CTRL : STD LOGIC VECTOR(6 downto 0) :=
"0000000";
           variable COMMONS CTRL: STD LOGIC VECTOR(2 downto 0) :=
"000";
           begin
                 if (rising_edge(CLOCK)) then
                      if(RESET = '0') then
                            case CUR DIGIT is
                                 when ONES =>
                                        DIGIT VAL := ONES BUS;
                                        CUR DIGIT := DECS;
                                        COMMONS CTRL := "001";
                                 when DECS =>
                                        DIGIT VAL := DECS BUS;
                                        CUR DIGIT := HUNDREDS;
                                        COMMONS CTRL := "010";
                                 when HUNDREDS =>
                                        DIGIT VAL := HONDREDS BUS;
                                        CUR DIGIT := ONES;
                                        COMMONS_CTRL := "100";
                                 when others =>
                                        DIGIT VAL := ONES BU$ торінка 11 з 21
                                        CUR DIGIT := ONES;
                                        COMMONS_CTRL := "000";
                            end case;
```

```
case DIGIT VAL is
                                                    --abcdefg
                                   when "0000" => DIGIT CTRL :=
"1111110";
                                   when "0001" => DIGIT_CTRL :=
"0110000":
                                   when "0010" => DIGIT_CTRL :=
"1101101";
                                   when "0011" => DIGIT_CTRL :=
"1111001";
                                   when "0100" => DIGIT_CTRL :=
"0110011";
                                   when "0101" => DIGIT_CTRL :=
"1011011";
                                   when "0110" => DIGIT_CTRL :=
"1011111";
                                   when "0111" => DIGIT_CTRL :=
"1110000";
                                   when "1000" => DIGIT_CTRL :=
"1111111";
                                   when "1001" => DIGIT CTRL :=
"1111011";
                                   when others => DIGIT_CTRL :=
"0000000";
                             end case;
                       else
                             DIGIT VAL := ONES BUS;
                             CUR DIGIT := ONES;
                             COMMONS CTRL := "000";
                       end if;
                       COMM ONES
                                         <= not COMMONS CTRL(0);
                       COMM_DECS
                                         <= not COMMONS CTRL(1);
                       COMM_HUNDREDS <= not COMMONS_CTRL(2);
                       SEG A <= not DIGIT CTRL(6);
                       SEG_B <= not DIGIT_CTRL(5);</pre>
                       SEG_C <= not DIGIT_CTRL(4);</pre>
                       SEG_D <= not DIGIT_CTRL(3);</pre>
                       SEG E <= not DIGIT CTRL(2);
                       SEG F <= not DIGIT CTRL(1);</pre>
                                                                Сторінка 12 з 21
                       SEG G <= not DIGIT CTRL(0);
                            <= '1';
                       DP
```

end if; end process INDICATE; end Behavioral;




Рис. 3 – Часова діаграма АСС




Рис. 4 – Часова діаграма ALU



Рис. 5 – Часова діаграма МИХ





Рис. 6 – Часова діаграма RAM



Puc 7. – Часова діграма SEG_DECODER



Puc 8. – Часова діграма TopLevel

```
Файл TopLevelTest.vhd
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
LIBRARY UNISIM;
USE UNISIM. Vcomponents. ALL;
ENTITY TopLevel_TopLevel_sch_tb IS
END TopLevel TopLevel sch tb;
ARCHITECTURE behavioral OF TopLevel TopLevel sch tb IS
 COMPONENT TopLevel
 PORT( CLOCK
                         STD LOGIC;
                    IN
    RESET:
                    STD LOGIC;
               IN
                         STD LOGIC;
    ENTER OP1 :
                    IN
    ENTER OP2 :
                         STD LOGIC;
                   IN
                         STD_LOGIC;
    CALCULATE :
                   IN
                    IN
                         STD LOGIC VECTOR (7 DOWNTO 0);
    DATA IN
    COMMON 0 OUT:
                         OUT STD LOGIC;
    COMMON 1 OUT:
                         OUT STD LOGIC;
    COMMON_2_OUT: OUT STD_LOGIC;
               TEST: OUT STD_LOGIC_VECTOR(7 downto 0);
    A OUT
                    OUT STD LOGIC;
    B OUT
                    OUT STD LOGIC;
    C OUT
                    OUT STD LOGIC;
    D OUT
                    OUT STD LOGIC;
           OUT STD_LOGIC;
    E OUT:
    F_OUT:
               OUT STD LOGIC;
                                                        Сторінка 14 з 21
    G OUT
                    OUT STD LOGIC;
    DP OUT
                    OUT STD LOGIC;
               RAMOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
```

```
ALUOUT: OUT STD LOGIC VECTOR(7 downto 0);
                RAMA: OUT STD LOGIC VECTOR(1 downto 0);
                RAMWR: OUT STD LOGIC;
    OVERFLOW:
                     OUT STD LOGIC);
 END COMPONENT;
                     STD LOGIC := '0';
 SIGNAL CLOCK :
 SIGNAL RESET :
                     STD LOGIC;
 SIGNAL ENTER OP1 :
                          STD LOGIC;
                          STD LOGIC;
 SIGNAL ENTER OP2 :
                          STD LOGIC;
 SIGNAL CALCULATE :
 SIGNAL DATA_IN: STD_LOGIC_VECTOR (7 DOWNTO 0);
                               STD_LOGIC;
 SIGNAL COMMON_0_OUT :
 SIGNAL COMMON_1_OUT :
                               STD LOGIC;
                               STD_LOGIC;
 SIGNAL COMMON 2 OUT :
 SIGNAL A_OUT : STD_LOGIC;
 SIGNAL B OUT :
                     STD LOGIC;
 SIGNAL C_OUT : STD_LOGIC;
 SIGNAL D_OUT : STD_LOGIC;
SIGNAL E_OUT : STD_LOGIC;
 SIGNAL F_OUT : STD_LOGIC;
SIGNAL G_OUT : STD_LOGIC;
 SIGNAL DP_OUT :
                     STD LOGIC;
 SIGNAL OVERFLOW :
                          STD LOGIC;
     SIGNAL TEST: STD LOGIC VECTOR(7 downto 0);
     SIGNAL TEST2: STD LOGIC VECTOR(7 downto 0);
     signal RAMOUT: STD LOGIC VECTOR(7 downto 0);
     signal ALUOUT: STD LOGIC VECTOR(7 downto 0);
     signal RAMA: STD LOGIC VECTOR(1 downto 0);
     signal RAMWR: STD LOGIC;
     constant CLOCK period : time := 166ns;
     constant CLKP: time := 12ms;--24ms;
BEGIN
 UUT: TopLevel PORT MAP(
          CLOCK => CLOCK,
          RESET => RESET,
          ENTER OP1 => ENTER OP1,
          ENTER OP2 => ENTER OP2,
                                                          Сторінка 15 з 21
          CALCULATE => CALCULATE,
          DATA IN => DATA IN,
          COMMON 0 OUT => COMMON 0 OUT,
```

```
COMMON 1 OUT => COMMON 1 OUT,
            COMMON 2 OUT => COMMON 2 OUT,
            A_OUT => A_OUT,
            B OUT => B OUT,
            C_OUT => C_OUT,
            D OUT => D OUT,
            E OUT => E OUT,
            F OUT => F OUT,
            G_OUT => G_OUT,
            DP OUT => DP OUT,
            OVERFLOW => OVERFLOW,
            TEST => TEST,
            RAMOUT => RAMOUT,
            ALUOUT => ALUOUT,
            RAMA => RAMA,
            RAMWR => RAMWR
 );
      CLOCK_process: process
 begin
            CLOCK <= '0';
            wait for 83ns;
            CLOCK <= '1';
            wait for 83ns;
 end process;
-- *** Test Bench - User Defined Section ***
 tb: PROCESS
 BEGIN
            lp1: for i in 6 to 6 loop
                  lp2: for j in 2 to 2 loop
                        TEST2 \le std \ logic \ vector(to \ unsigned(i - 2 + j + 10, j + 10))
8) srl 1);
                        ENTER OP1 <= '1';
                        ENTER OP2 <= '1';
                        CALCULATE <= '1';
                        DATA IN <= (others => '0');
                        RESET <= '0';
                        wait for CLKP;
                        RESET <= '1';
                        wait for CLKP;
                                                                 Сторінка 16 з 21
                        DATA IN <= std logic vector(to unsigned(i, 8)); -- A
                        ENTER_OP1 <= '0';
                        wait for CLKP;
```

```
ENTER OP1 <= '1';
                         wait for CLKP;
                        DATA_IN <= std_logic_vector(to_unsigned(j, 8)); -- B
                         ENTER_ OP2 <= '0';
                         wait for CLKP;
                        ENTER OP2 <= '1';
                         wait for CLKP;
                         CALCULATE <= '0'; -- START CALCULATION
                         wait for CLKP* 7;
                        assert TEST = TEST2 severity FAILURE;
                         wait for CLKP;
                  end loop;
            end loop;
   WAIT; -- will wait forever
 END PROCESS;
-- *** End Test Bench - User Defined Section ***
END;
```




Рис.9 – 7-сегментний індикатор




Рис. 10 – Успішне прошиття плати

Сторінка **17** з **21**

Висновок: Виконуючи дану лабораторну роботу я навчився реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.