

COLEGIO DE MUNTINLUPA





COEN 3211 - Microprocessors Lab

IO Interfacing with 8255 (Programmable Peripheral Interface)

Laboratory Experiment No. 5

Grade

STUDENT NAME : DAVID, Raven A.
STUDENT NUMBER : 20202011637

DATE PERFORMED : 01 March 2024

DATE SUBMITTED : 01 March 2024

Engr. Ricrey E. Marquez, PCpE

(Lab Instructor)

PRINCIPLES

8255 (Programmable Peripheral Interface) is a very popular low - cost I/O interfacing component found in most microprocessor and microcontroller applications. It has 24 input/output pins, programmable in groups of 12 pins that are used in three (3) separate mode of operation, and can be interface with any Transistor-Transistor Logic (TTL) compatible device to the microprocessor and microcontroller. Figure 5-1 shows the pin configuration of 8255 dual-inline package IC.




Figure 5-1. 8255 pin diagram (Source: Intel Corporation)

Basically, there are three ports in 8255, namely: **Port A**, **Port B**, and **Port C**, each having pins as illustrated in the block diagram shown in Figure 5-2. Furthermore, the Port C can be divided into **Port C**_{upper} and **Port C**_{lower} - each having four pins (or *nibble*). Thus, 8255 can be viewed to have four ports such as Port A, Port B, Port C_{upper} and Port C_{lower}.




Figure 5-2. Block diagram of 8255 (Source: Intel Corporation)

The three ports are divided into two groups such as Groups A and B. **Group A** consists of *Port A* and *Port C_U*. Port A can be operated in any of the modes (0, 1, or 2). While **Group B** consists of *Port B* and C_L . Here Port B can be operated in either mode 0 or 1.

Aside from IO ports, 8255 has six pins associated with Read/Write control logic block. These are CS, WR, RD, A0 & A1, and RESET signals.

- Chip Select (CS)' use to select for the programming, and reading and writing to a port.
- Address 0 & Address 1 (A1 & A0) register selection that selects an internal register for programming or operation
- Read (RD)' use to select the read (input) operation of PPI.
- Write (WR)' use to select the write (output) operation of PPI.
- Reset (RESET)' this input pin use to initialize the device.

Parts of control byte of PPI

A single control word determines the operating mode of 8255 is called *command* or *control byte* as shown in Figure 5-3. The two address lines, along with CS signal, determine the selection of a particular port or control register.

Table 5-1. Selecting different ports and control words/registers are in 8255

CS	A ₁	A_0	Selection
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255 not selected (because CS = 1)

For example, if CS signal is made 0 by choosing $A_7 = 1$ and A_6 though $A_2 = 0$. Thus,

PPI Mode of Operations

The PPI 8255 can operate in three modes for IO operations namely Mode 0, Mode 1 and Mode 2. These are I/O operations and selected only if \mathbf{D}_7 bit of the control word register is put as $\mathbf{1}$.




Figure 5-3. The control register byte in the I/O mode

Mode 0: This is a basic or simple input/output mode, whose features are:

- Outputs are latched.
- Inputs are not latched.
- All ports (A, B, C_∪, C_L) can be programmed in either input or output mode.
- Ports don't have handshake or interrupt capability.
- Sixteen possible input/output configurations are possible.

Mode 1: In this mode, input or outputting of data is carried out by taking the help of handshaking signals, also known as *strobe signals*. The basic features of this mode are:

- Ports A and B can function as 8-bit I/O ports, taking the help of pins of Port C.
- Inputs and output pins are latched.
- Interrupt logic is supported.
- Handshake signals are exchanged between CPU and peripheral prior to data transfer.
- In this mode, Port C is called status port.
- There are two groups in this mode—group A and group B. They can be configured separately. Each group consists of an 8-bit port and a 4-bit port. This 4-bit port is used for handshaking in each group.

Mode 2: In this mode, Port A can be set up for bidirectional data transfer using handshake signals from Port C. Port B can be set up either in mode 0 or mode 1.

The basic operations of the three modes are shown in Figure 5-4.




Figure 5-4. Basic operations of the three modes in IO operations

For example, write down the mode 0 control or command byte for the following two cases:

a) Port A = Input port, Port B = not used, Port CU = Input port and Port C_L= Output port.

Thus, the control or command byte value is 98H

b) Port A = Output port, Port B = Input port, Port C = Output port

Thus, the control or command byte value is 82H

Apart from the above PPI modes, there is another mode called **BSR mode** (**B**it **S**et/**R**eset mode). The characteristics of BSR mode are:

- BSR mode is selected only when $\mathbf{D}_7 = \mathbf{0}$ of the control or command register.
- Concerned with bits of Port C.
- Individual bits of Port C can either be Set or Reset.
- At a time, only a single bit of port C can be Set or Reset.
- Is used for control or on/off switch.
- BSR control word doesn't affect ports A and B functioning.




Figure 5-5. The control register byte in BSR mode

A. Syntax of initializing PPI's control register:

```
MOV DX, CTRL_REG_ADDRESS
MOV AL, CTRL_BYTE_VALUE
OUT DX, AL
```

B. Syntax of reading data on PPI's input port:

```
MOV DX, INPUT_PORT_ADDRESS
IN AL, DX
```

C. Syntax of sending/writing data on PPI's output port:

```
MOV DX, OUTPUT_PORT_ADDRESS
MOV AL, 8-BIT_DATA
OUT DX, AL
```

OBJECTIVES AND MATERIALS

Objectives:

After this lab experiment, student should be able to:


- 1. familiarize 8255 (PPI) mode of operations as well as its I/O ports,
- 2. configure control byte register of 8255,
- 3. discuss how to interface 8255 to an MPU based systems, and
- 4. write an assembly program control I/O connected to 8255.

Materials:

QUANTITY	PART NUMBER	DESCRIPTION
1	-	PC/Laptop with Proteus ISIS software installed (or optional Emu8086 assembler software)

DRILL EXERCISES

Drill Exercise 5-1 – Given the schematic diagram and assembly language source code illustrated in Figure 5-6, re-type and test the program. Save as **COEN3211**–3x-x Drill5 1.pdsprj.






Figure 5-6. Schematic diagram and assembly source of Drill Exercise 5-1

Drill Exercise 5-2 – Given the schematic diagram and assembly language source code illustrated in Figure 5-4, re-type and test the program. Save as **COEN3211**–**x**_**Drill5_2.pdsprj**.




Figure 5-7. Schematic diagram and assembly source of Drill Exercise 5-2

For both applications, the design address of PPI's port address is shown below: PPI Address in Protuss ISIS when A9 \$ A8 is part of decoder circuit for CS: A1 A9 RSV CPU Address (AD) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 2 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 0																	
CPU Address (AD) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0	For both applications, the design address of PPI's port address is shown below:																
CPU Address (AD) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 1 0	1117 Address in 1 Totales fold Wilding As a Abis part of deceder circuit for Se.																
0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0	CPU Address (AD)	15	14 13	12	11	10	9 8	7	6	5 4	4 3						
0 0 0 0 0 1 1 0 0 0 0 0 1 0 <u>0</u> PORTC <u>030</u> 4H FORTC EQU 0303H 0 0 0 0 0 1 1 0 0 0 0 0 1 1 <u>0</u> CREG <u>030</u> 6H CNTL_REG EQU 0306H																	
											0 0	1	0	<u>0</u>	PORTC	<u>030</u> 4H	PORTC EQU 0303H
		U		U	U		1 1	0		0 (0 0	1	1	ū	CREG	<u>030</u> 6H	CNTL_REG EQU 0306H

PROGRAM EXERCISES

Program Exercise 5-1. 3. Design IO interfacing circuit with PPI with a port register addresses of (0500H, 0502H, 0504H, and 0506H). Write an assembly program that will rotate two LEDs at time from right to left (LED₀ – LED₇) that is connected to 8255 port C, and repeat. Save as **COEN3211-3x-x_ProgExer5_1.pdsprj**.


Program Exercise 5-2. Design IO interfacing circuit with PPI with a port register address of (0C00H, 0C02H, 0C04H, and 0C06H) respectively. Create an assembly code that will read status of the switches connected at lower port C of 8255, then display the sequence of LEDs connected at 8255 Port A that is listed below. Save as COEN3211-3x-x_COEN3211_ProgExer5_2.pdsprj.


Table 5-3. Switch status and LEDs patterns for program exercise 5-2


	INP	UTS		OUTPUTS									
PC3	PC2	PC1	PC0	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7		
SW3	SW2	SW1	SW0	LED0	LED1	LED2	LED3	LED4	LED5	LED6	LED7		
OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON		
OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF		
OFF	ON	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF		
ON	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF		
ОТН	OTHER COMBINATIONS			OFF	OFF	OFF	OFF	OFF	OFF	OFF			

DATA RESULTS


Drill Exercise 5-1. Test output








Drill Exercise 5-2. Test output AD[0..7] **4** D0 D1 D2 D3 D4 D5 D6 D7 OE LE PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4 PB5 PB7 PC0 PC1 PC2 PC3 PC3 PC4 PC5 PC6 PC7 IO_ADD O A11 O IO_ADD 🔿



Program Exercise 5-1. Schematic diagram, program listing, and outputs


Schematic diagram:



Program Listing:


```
DATA SEGMENT
13
              PORTA
                               EQU 0500H
14
15
              PORTB
                               EQU 0502H
              PORTC
                              EQU 0504H
              PORT_CON EQU 0506H
17
              CON_BYTE EQU 80H
18
       DATA ENDS
19
       CODE SEGMENT PUBLIC MOV AX, DATA
20
21
              MOV DS, AX
JMP START
22
23
24
25
26
27
28
29
      START: MOV DX, PORT_CON
MOV AL, CON_BYTE
OUT DX, AX
OUTPUT: MOV DX, PORTC
MOV AL, 03H
       ROTATE: OUT DX, AL
30
31
32
33
34
35
36
37
                   CALL DELAY
                   SHLAL, 01H
                   CMPAL, 00H
                   JNE ROTATE
                   CALL DELAY
                   JMP START
38
       DELAY PROC NEAR
MOV CX, 5FFFH
D2: NOP
39
40
41
42
43
44
45
46
47
48
49
              NOP
              NOP
              LOOP D2
              RET
       DELAY ENDP
      CODE ENDS
END START
```

Output:



Program Exercise 5-2. Schematic diagram, program listing, and outputs


Schematic diagram:



Program Listing:

```
DATA SEGMENT
            PORTB EQU 0302H
            PORT_CON EQU 0306H
15
            CON_BYTE EQU 80H
            MIN_INDEX EQU 0
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
40
41
42
43
44
45
46
47
48
49
50
50
51
52
53
            MAX_INDEX EQU 9
      DATA ENDS
       CODE SEGMENT 'CODE'
            MOV AX, DATA
            MOV DS, AX
            JMP START
      ;initialized PPI'S ports
START: MOV DX, PORT_CON
                 MOV AL, CON_BYTE
                 OUT DX, AL
                 MOV SI, MIN_INDEX
       SEGDISP: MOV DX, PORTB
                 MOV AL, SEG_DISP[SI]
                 OUT DX, AL
                 CALL DEL
CALL DEL
INC SI
                 CMP SI, MAX_INDEX
                 JBE SEGDISP
                 JMP START
       ;APROX. 1s DELAY
      DEL PROC NEAR
                  MOV CX, 5FFFH
                 NOP
                 NOP
                  NOP
                 LOOP D
                  RET
     DEL ENDP
      ;Memory location of array variable SEG_DISP
ORG 1000H
          SEG_DISP DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0F8H, 80H, 90H
      CODE ENDS
     END START
```

Output:




DATA ANALYSIS

In Drill Exercise 5-1, The program controls a stepper motor through an 8085 microprocessor, establishing memory locations to regulate motor operation and defining constants to represent different states. It continuously monitors a switch, pausing if the switch remains off, and initiating motor movement when the switch is activated. Initially, the motor advances forward for a predetermined duration before halting. Subsequently, it reverses direction, travels for the same duration, and halts once more. This forward-reverse sequence continues cyclically until the switch is deactivated. The program employs two delay subroutines to precisely manage the duration of the motor's movement in each direction, ensuring smooth and controlled operation.

In Drill Exercise 5-2, The setup comprises an 8086 microprocessor and an 8255A programmable peripheral interface (PPI) chip, meticulously crafted to exhibit a series of numbers on seven-segment displays. Orchestrated by assembly code, the operation unfolds seamlessly. Initially, the code delineates memory locations to govern the 8255A and sets parameters like delay timing and the sequence of digits to be displayed. Subsequently, it delves into a loop, incessantly traversing a data array housing binary code representing digits 0 through 9 for the seven-segment displays. Within each iteration, the code dispatches the current digit code to the 8255A, orchestrating the displays' behavior, before orchestrating a brief pause to transition to the subsequent digit in the sequence. This rhythmic cycle perpetuates, etching the digit sequence onto the seven-segment displays with unfaltering continuity.

In Program Exercise 5-1, The circuit showcases an I/O interfacing setup utilizing an 8255A Programmable Peripheral Interface (PPI) chip. Tasked with controlling LEDs linked to its port C, the 8255A operates under the directives of an assembly program. The initialization phase entails configuring port A and port C as outputs before entering an infinite loop. Within this loop, the program initiates by illuminating the first LED (LED0) and subsequently introduces a brief delay. It then cyclically shifts the LED pattern one bit to the left, extinguishing LED0 while activating LED1. This rotational process persists until all LEDs have sequentially illuminated, upon which the loop recommences, perpetuating a continuous leftward progression of lit LEDs. To visualize this phenomenon, simulating the circuit in Proteus enables a graphical representation of the LED pattern. It's imperative to note that the program necessitates a delay routine to regulate the rotational speed, and the schematic likely integrates components for managing clock signals to ensure proper circuit functionality.



QUESTIONS AND ANSWERS

Questions:

- 1. Discuss the mode 2 of PPI 8255 in brief and cite an example when to use this mode.
- 2. Explain what happens when RESET pin of 8255 is made high?
- 3. Design an IO interfacing circuit with PPI (8255) with port address shown below:
 - Port A 0700H,
 - Port B 0702H,
 - **Port C 0704H**, and
 - Control Port 0706H.

To check the functionality of the circuit, write an assembly language program that will read the status of the two switches and display the sequence of seven-segment below sequence below. Save as SURNAME_COEN3211_QA3.pdsprj.

SWITC	H STATUS	SEVEN-SEGMENT SEQUENCE				
SW2	SW1					
Off	Off	0				
Off	On	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, then repeat				
On	Off	9, 8, 7, 6, 5, 4, 3, 2, 1, 0, then repeat				
On	On	Е				

Answers:

1. MODE 2 OF PPI 8255:

Mode 2 of the Programmable Peripheral Interface (PPI) 8255 is commonly known as the Bidirectional Mode. In this mode, Port A and Port B of the 8255 operate as bidirectional I/O ports, while Port C can be used either as two separate 4-bit ports (in Mode 0) or as a single 8-bit port (in Mode 1).

In Mode 2, the 8255 can function as a bidirectional data transfer device, allowing both input and output operations on Port A and Port B simultaneously. This bidirectional capability is particularly useful in applications where data needs to be transferred bidirectionally between a microprocessor and peripheral devices.

An example scenario where Mode 2 of the PPI 8255 could be employed is in the implementation of a parallel data transfer between a microprocessor and an external memory module. In this scenario, Port A and Port B of the 8255 can be used to interface with the data bus of the microprocessor and the data lines of the memory module. The microprocessor can write data to the memory module by outputting it through Port A, while simultaneously reading data from the memory module through Port B. This bidirectional data transfer capability simplifies the interface between the microprocessor and the memory module, enhancing the overall efficiency of the system.


2. RESET PIN OF 8255 IN HIGH STATE:

When the RESET pin of the 8255 is set high, it triggers a reset operation, initializing the device to its default state. This entails resetting the internal control registers, including the control word register, to their default values, ensuring a known starting point for configuration. Additionally, all I/O ports (Port A, Port B, and Port C) are typically reset, along with any output latches, clearing them of any previous data. This process also involves resetting internal logic circuits and registers to prepare the device for subsequent commands and operations.

Simultaneously, activating the RESET pin ensures that the 8255 begins in a clean and initialized state, ready for further configuration and integration within the system. This comprehensive reset operation ensures that the device is primed for proper functionality, providing a reliable foundation for subsequent operations and interactions within the microprocessor-based system.

3. SCHEMATICS, PROGRAM LISTING AND OUTPUTS:

SCHEMATIC DIAGRAM:




PROGRAM LISTING:

```
11 DATA SEGMENT
12 PORTA
13 PORTB
14 PORTC
15 PORT_CON
16 CON_BYTE
17 PCL_0
18 PCL_1
19 OFF_STATE
20 ON_STATE
21 DATA ENDS
22
23 CODE SEGMENT
24 MOV AX, DAT
25 MOV DS, AX
26
27 ;INITIALIZED PPI
28 START: MO
29 MC
30 OU
31
31 ;CHECK SWITCH
33 CHK_SW: MC
34 IN
35
36 CM
37 JE
                                                    EQU 0700H
                                                    EQU 0702H
                                                     EQU 0704H
                                                   EQU 0706H
EQU 89H
                                                    EQU 01H
                                                     EQU 02H
                                                    EQU 00H
                                                   EQU 03H
            CODE SEGMENT PUBLIC 'CODE'
MOV AX, DATA
MOV DS, AX
            ;INITIALIZED PPI'S PORTS
START: MOV DX, PORT_CON
MOV AL, CON_BYTE
                                           OUT DX, AX
             ;CHECK SWITCHES STATUS
CHK_SW: MOV DX, PORTC
                                          IN AL, DX
                                          CMP AL, OFF_STATE
JE DISP_ZERO
 38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
                                         CMP AL, PCL_0
JE ZERO_TO_NINE
                                         CMP AL, PCL_1
JE NINE_TO_ZERO
                                         CMP AL, ON_STATE
JE DISP_E
                                         JMP CHK_SW
             DISP_E:
                                          MOV SI, 10
MOV DX, PORTB
MOV AL, SEG_DISP[SI]
                                           OUT DX, AL
                                          CALL DEL
JMP CHK_SW
             DISP_ZERO:
                                          MOV SI, 0
MOV DX, PORTB
MOV AL, SEG_DISP[SI]
                                           OUT DX, AL
                                          CALL DEL
JMP CHK_SW
```


```
65
66
ZERO_TO_NINE:
67
MOV SI, 0
68
D:
69
MOV DX, PC
70
MOV AL, SE
71
CALL DEL
73
CALL DEL
75
NC SI
76
CMP SI, 10
JME D
JMP ZERO_
79
80
NINE_TO_ZERO:
81
MOV DX, PC
82
83
T:
84
MOV DX, PC
85
MOV DX, PC
86
OUT DX, AL
87
CALL DEL
C
                                                                                                                                                               MOV DX, PORTB
MOV AL, SEG_DISP[SI]
OUT DX, AL
CALL DEL
CALL DEL
INC SI
CMP SI, 10
JINE D
                                                                                                                                                                 JNE D
JMP ZERO_TO_NINE
                                                                                                                                                               MOV DX, PORTB
MOV AL, SEG_DISP[SI]
OUT DX, AL
CALL DEL
CALL DEL
CALL DEL
DEC SI
CMP SI, 0
                                                                                                                                                                   JNE T
JMP NINE_TO_ZERO
  92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
                                                    LOOP_EXIT:
                                                                                                                                                                     JMP CHK_SW
                                                  DEL PROC NEAR
MOV CX, 03FFFH
A: NOP
NOP
                                                                                           NOP
                                                                          LOOP A
RET
                                                        DEL ENDP
                                                        ORG 1000H
    108
109
                                                                              SEG_DISP DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0F8H, 80H, 90H, 86H
    111 END START
```

OUTPUT:


SW2 (ON) - SW1 (ON):




SW2 (OFF) - SW1 (OFF):



SW2 (OFF) - SW1 (ON):



SW2 (ON) - SW1 (OFF):



CONCLUSION

Throughout this laboratory experiment, I gained a deeper understanding of the 8255 (PPI) mode of operations and its I/O ports. By actively engaging with the hardware and observing its functionalities firsthand, I familiarized myself with the intricacies of the 8255 and its significance in digital electronics. Interacting with the 8255's input and output operations provided valuable insight into its role within microprocessor-based systems.

One of the primary objectives of this lab was to configure the control byte register of the 8255. Through experimentation and manipulation of this register, I learned how to control the mode of operation and directionality of the 8255's ports. This hands-on experience enhanced my understanding of digital I/O interfacing concepts, empowering me to effectively utilize the 8255 in future projects and applications.

Moreover, this lab facilitated discussions on interfacing the 8255 to MPU-based systems. By exploring the theoretical principles and practical implementation techniques, I gained valuable insights into the protocols and connections necessary for seamless integration. Understanding the intricacies of interfacing is essential for anyone working with embedded systems and digital design, and this lab provided a solid foundation in this area.

Additionally, I had the opportunity to write an assembly program to control I/O connected to the 8255. By translating my understanding of the 8255's operation into code, I honed my programming skills and reinforced my comprehension of digital I/O control. This practical programming exercise equipped me with valuable skills applicable to real-world scenarios, where efficient control of peripheral devices is crucial.

REFERENCES

Online Sources:

- 8255A Programmable Peripheral Interface. (n.d.).
 Tutorialspoint.com. Retrieved February 24, 2024, from https://www.tutorialspoint.com/microprocessor/microprocessor_intel_8255a_programmable_peripheral_interface.htm
- Agarwal, T. (2023, January 16). 8255 Microprocessor: Architecture, Working, Interfacing & its uses. ElProCus Electronic Projects for Engineering Students.

 https://www.elprocus.com/8255-microprocessor/
- Programmable peripheral interface 8255 GeeksforGeeks. (n.d.). Geeksforgeeks.org. Retrieved February 24, 2024, from https://www.geeksforgeeks.org/programmable-peripheral interface-8255/amp/
- (N.d.). Github.lo. Retrieved February 24, 2024, from https://it_gecbh.github.io/2020/resources/MICROPROCESSOR/series2/8255.ppt