




**COLEGIO DE MUNTINLUPA**  
**DEPARTMENT OF COMPUTER ENGINEERING**



**COEN 3211 - Microprocessors Lab**

**IO Interfacing with 8255 (Programmable Peripheral Interface)**

Laboratory Experiment No. 5




**Grade**

STUDENT NAME	: DAVID, Raven A.
STUDENT NUMBER	: 20202011637
DATE PERFORMED	: 01 March 2024
DATE SUBMITTED	: 01 March 2024

**Engr. Ricrey E. Marquez, PCpE**  
(Lab Instructor)


## PRINCIPLES

8255 (Programmable Peripheral Interface) is a very popular low - cost I/O interfacing component found in most microprocessor and microcontroller applications. It has 24 input/output pins, programmable in groups of 12 pins that are used in three (3) separate mode of operation, and can be interface with any Transistor-Transistor Logic (TTL) compatible device to the microprocessor and microcontroller. Figure 5-1 shows the pin configuration of 8255 dual-inline package IC.



**Figure 5-1. 8255 pin diagram (Source: Intel Corporation)**

Basically, there are three ports in 8255, namely: **Port A**, **Port B**, and **Port C**, each having pins as illustrated in the block diagram shown in Figure 5-2. Furthermore, the Port C can be divided into **Port C<sub>upper</sub>** and **Port C<sub>lower</sub>** - each having four pins (or *nibble*). Thus, 8255 can be viewed to have four ports such as Port A, Port B, Port C<sub>upper</sub> and Port C<sub>lower</sub>.



**Figure 5-2. Block diagram of 8255 (Source: Intel Corporation)**

The three ports are divided into two groups such as Groups A and B. **Group A** consists of *Port A* and *Port C<sub>U</sub>*. Port A can be operated in any of the modes (0, 1, or 2). While **Group B** consists of *Port B* and *C<sub>L</sub>*. Here Port B can be operated in either mode 0 or 1.

Aside from IO ports, 8255 has six pins associated with Read/Write control logic block. These are CS, WR, RD, A<sub>0</sub> & A<sub>1</sub>, and RESET signals.

- **Chip Select (CS)'** - use to select for the programming, and reading and writing to a port.
- **Address 0 & Address 1 (A<sub>1</sub> & A<sub>0</sub>)** - register selection that selects an internal register for programming or operation
- **Read (RD)'** - use to select the read (input) operation of PPI.
- **Write (WR)'** - use to select the write (output) operation of PPI.
- **Reset (RESET)'** - this input pin use to initialize the device.

## Parts of control byte of PPI

A single control word determines the operating mode of 8255 is called *command* or *control byte* as shown in Figure 5-3. The two address lines, along with CS signal, determine the selection of a particular port or control register.

**Table 5-1. Selecting different ports and control words/registers are in 8255**


$\overline{CS}$	$A_1$	$A_0$	Selection
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255 not selected (because $\overline{CS} = 1$ )

For example, if CS signal is made 0 by choosing  $A_7 = 1$  and  $A_6$  though  $A_2 = 0$ . Thus,

$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		
1	0	0	0	0	0	0	0	=	80 <sub>H</sub> Port A selected
1	0	0	0	0	0	0	1	=	81 <sub>H</sub> Port B selected
1	0	0	0	0	0	1	0	=	82 <sub>H</sub> Port C selected
1	0	0	0	0	0	1	1	=	83 <sub>H</sub> Control Register selected

## PPI Mode of Operations

The PPI 8255 can operate in three modes for IO operations namely Mode 0, Mode 1 and Mode 2. These are I/O operations and selected only if  $D_7$  bit of the control word register is put as 1.



**Figure 5-3. The control register byte in the I/O mode**

**Mode 0:** This is a basic or simple input/output mode, whose features are:


- Outputs are latched.
- Inputs are not latched.
- All ports (A, B, C<sub>U</sub>, C<sub>L</sub>) can be programmed in either input or output mode.
- Ports don't have handshake or interrupt capability.
- Sixteen possible input/output configurations are possible.

**Mode 1:** In this mode, input or outputting of data is carried out by taking the help of handshaking signals, also known as *strobe signals*. The basic features of this mode are:

- Ports A and B can function as 8-bit I/O ports, taking the help of pins of Port C.
- Inputs and output pins are latched.
- Interrupt logic is supported.
- Handshake signals are exchanged between CPU and peripheral prior to data transfer.
- In this mode, Port C is called status port.
- There are two groups in this mode—group A and group B. They can be configured separately. Each group consists of an 8-bit port and a 4-bit port. This 4-bit port is used for handshaking in each group.

**Mode 2:** In this mode, Port A can be set up for bidirectional data transfer using handshake signals from Port C. Port B can be set up either in mode 0 or mode 1.


The basic operations of the three modes are shown in Figure 5-4.



**Figure 5-4. Basic operations of the three modes in IO operations**


For example, write down the mode 0 control or command byte for the following two cases:

- a) Port A = Input port, Port B = not used, Port C<sub>U</sub> = Input port and Port C<sub>L</sub> = Output port.



Thus, the control or command byte value is **98H**


- b) Port A = Output port, Port B = Input port, Port C = Output port



Thus, the control or command byte value is **82H**

Apart from the above PPI modes, there is another mode called **BSR mode** (Bit Set/Reset mode). The characteristics of BSR mode are:

- BSR mode is selected only when **D<sub>7</sub> = 0** of the control or command register.
- Concerned with bits of Port C.
- Individual bits of Port C can either be Set or Reset.
- At a time, only a single bit of port C can be Set or Reset.
- Is used for control or on/off switch.
- BSR control word doesn't affect ports A and B functioning.



**Figure 5-5. The control register byte in BSR mode**

**A. Syntax of initializing PPI's control register:**

```
MOV DX, CTRL_REG_ADDRESS
MOV AL, CTRL_BYTE_VALUE
OUT DX, AL
```

**B. Syntax of reading data on PPI's input port:**

```
MOV DX, INPUT_PORT_ADDRESS
IN AL, DX
```

**C. Syntax of sending/writing data on PPI's output port:**

```
MOV DX, OUTPUT_PORT_ADDRESS
MOV AL, 8-BIT_DATA
OUT DX, AL
```

## **OBJECTIVES AND MATERIALS**

### **Objectives:**

After this lab experiment, student should be able to:


1. familiarize 8255 (PPI) mode of operations as well as its I/O ports,
2. configure control byte register of 8255,
3. discuss how to interface 8255 to an MPU based systems, and
4. write an assembly program control I/O connected to 8255.

### **Materials:**

<b>QUANTITY</b>	<b>PART NUMBER</b>	<b>DESCRIPTION</b>
1	-	PC/Laptop with Proteus ISIS software installed (or optional Emu8086 assembler software)




**Drill Exercise 5-1** – Given the schematic diagram and assembly language source code illustrated in Figure 5-6, re-type and test the program. Save as **COEN3211-3x-x Drill5\_1.pdsprj**.



**Figure 5-6. Schematic diagram and assembly source of Drill Exercise 5-1**

**Drill Exercise 5-2** – Given the schematic diagram and assembly language source code illustrated in Figure 5-4, re-type and test the program. Save as **COEN3211-x\_Drill15\_2.pdsprj**.



**Figure 5-7. Schematic diagram and assembly source of Drill Exercise 5-2**

For both applications, the design address of PPI's port address is shown below:

PPI Address in Protues ISIS when **A9 & A8** is part of decoder circuit for **CS'**:

CPU Address (AD)																A1 A0 RSV				REGISTERS EQV. ADDRESS		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	PORTA	<u>0300H</u>	PORTA EQU 0300H				
0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	PORTB	<u>0302H</u>	PORTB EQU 0302H				
0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	PORTC	<u>0304H</u>	PORTC EQU 0303H				
0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	CREG	<u>0306H</u>	CNTL_REG EQU 0306H				
<u>0</u>				<u>3</u>				<u>0</u>														

### REGISTERS EQV. ADDRESS

**A1 A0 RSV**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	<u>0</u>
0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	<u>0</u>
0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	<u>0</u>
0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	<u>0</u>

PORTA	<u>0300H</u>	PORTA EQU 0300H
PORTB	<u>0302H</u>	PORTB EQU 0302H
PORTC	<u>0304H</u>	PORTC EQU 0303H
CREG	<u>0306H</u>	CNTL_REG EQU 0306H

## PROGRAM EXERCISES

**Program Exercise 5-1.3.** Design IO interfacing circuit with PPI with a port register addresses of (0500H, 0502H, 0504H, and 0506H). Write an assembly program that will rotate two LEDs at time from right to left (LED<sub>0</sub> – LED<sub>7</sub>) that is connected to 8255 port C, and repeat. Save as **COEN3211-3x-x\_ProgExer5\_1.pdsprj**.



**Program Exercise 5-2.** Design IO interfacing circuit with PPI with a port register address of (0C00H, 0C02H, 0C04H, and 0C06H) respectively. Create an assembly code that will read status of the switches connected at lower port C of 8255, then display the sequence of LEDs connected at 8255 Port A that is listed below. Save as **COEN3211-3x-x COEN3211 ProgExer5 2.pdsprj**.


**Table 5-3. Switch status and LEDs patterns for program exercise 5-2**

[illegible]



## DATA RESULTS


### Drill Exercise 5-1. Test output





## Drill Exercise 5-2. Test output








## Program Exercise 5-1. Schematic diagram, program listing, and outputs


### Schematic diagram:




## Program Listing:

```
12 DATA SEGMENT
13     PORTA     EQU 0500H
14     PORTB     EQU 0502H
15     PORTC     EQU 0504H
16     PORT_CON  EQU 0506H
17     CON_BYTE  EQU 80H
18 DATA ENDS
19
20 CODE SEGMENT PUBLIC
21     MOV AX, DATA
22     MOV DS, AX
23     JMP START
24
25 START: MOV DX, PORT_CON
26         MOV AL, CON_BYTE
27         OUT DX, AX
28 OUTPUT: MOV DX, PORTC
29         MOV AL, 03H
30 ROTATE: OUT DX, AL
31         CALL DELAY
32
33         SHL AL, 01H
34         CMP AL, 00H
35         JNE ROTATE
36         CALL DELAY
37         JMP START
38
39 DELAY PROC NEAR
40     MOV CX, 5FFFFH
41 D2: NOP
42     NOP
43     NOP
44     LOOP D2
45     RET
46 DELAY ENDP
47
48 CODE ENDS
49 END START
```

## Output:






## Program Listing:

```
12 DATA SEGMENT
13     PORTB EQU 0302H
14     PORT_CON EQU 0306H
15     CON_BYTE EQU 80H
16     MIN_INDEX EQU 0
17     MAX_INDEX EQU 9
18 DATA ENDS
19
20 CODE SEGMENT 'CODE'
21     MOV AX, DATA
22     MOV DS, AX
23     JMP START
24     ;initialized PPI'S ports
25 START: MOV DX, PORT_CON
26         MOV AL, CON_BYTE
27         OUT DX, AL
28         MOV SI, MIN_INDEX
29 SEGDISP: MOV DX, PORTB
30           MOV AL, SEG_DISP[SI]
31           OUT DX, AL
32
33           CALL DEL
34           CALL DEL
35           INC SI
36           CMP SI, MAX_INDEX
37           JBE SEGDISP
38           JMP START
39 ;APROX. 1s DELAY
40 DEL PROC NEAR
41     MOV CX, 5FFFH
42 D:     NOP
43     NOP
44     NOP
45     LOOP D
46     RET
47 DEL ENDP
48 ;Memory location of array variable SEG_DISP
49 ORG 1000H
50     SEG_DISP DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0F8H, 80H, 90H
51
52 CODE ENDS
53 END START
```

## Output:



## **DATA ANALYSIS**

In Drill Exercise 5-1, The program controls a stepper motor through an 8085 microprocessor, establishing memory locations to regulate motor operation and defining constants to represent different states. It continuously monitors a switch, pausing if the switch remains off, and initiating motor movement when the switch is activated. Initially, the motor advances forward for a predetermined duration before halting. Subsequently, it reverses direction, travels for the same duration, and halts once more. This forward-reverse sequence continues cyclically until the switch is deactivated. The program employs two delay subroutines to precisely manage the duration of the motor's movement in each direction, ensuring smooth and controlled operation.

In Drill Exercise 5-2, The setup comprises an 8086 microprocessor and an 8255A programmable peripheral interface (PPI) chip, meticulously crafted to exhibit a series of numbers on seven-segment displays. Orchestrated by assembly code, the operation unfolds seamlessly. Initially, the code delineates memory locations to govern the 8255A and sets parameters like delay timing and the sequence of digits to be displayed. Subsequently, it delves into a loop, incessantly traversing a data array housing binary code representing digits 0 through 9 for the seven-segment displays. Within each iteration, the code dispatches the current digit code to the 8255A, orchestrating the displays' behavior, before orchestrating a brief pause to transition to the subsequent digit in the sequence. This rhythmic cycle perpetuates, etching the digit sequence onto the seven-segment displays with unflinching continuity.

In Program Exercise 5-1, The circuit showcases an I/O interfacing setup utilizing an 8255A Programmable Peripheral Interface (PPI) chip. Tasked with controlling LEDs linked to its port C, the 8255A operates under the directives of an assembly program. The initialization phase entails configuring port A and port C as outputs before entering an infinite loop. Within this loop, the program initiates by illuminating the first LED (LED0) and subsequently introduces a brief delay. It then cyclically shifts the LED pattern one bit to the left, extinguishing LED0 while activating LED1. This rotational process persists until all LEDs have sequentially illuminated, upon which the loop recommences, perpetuating a continuous leftward progression of lit LEDs. To visualize this phenomenon, simulating the circuit in Proteus enables a graphical representation of the LED pattern. It's imperative to note that the program necessitates a delay routine to regulate the rotational speed, and the schematic likely integrates components for managing clock signals to ensure proper circuit functionality.

In Program Exercise 5-2, The circuit illustration showcases an I/O interfacing arrangement employing an 8255A chip. Operating as a bridge between the system and peripherals, the 8255A interfaces LEDs linked to its port A and switches connected to the lower bits of port C. The accompanying assembly program framework commences by initializing port A for output, thereby illuminating all LEDs. Subsequently, it configures port B for input to monitor switch states. Within the primary loop, the program perpetually monitors switch states, employing the logic provided in Program Exercise 4-2 to interpret these states. Through conditional statements and bitwise operations, the LED pattern is dynamically updated in response to changes in switch configurations, facilitating interactive control and visualization within the circuit.

## **QUESTIONS AND ANSWERS**

### **Questions:**

1. Discuss the mode 2 of PPI 8255 in brief and cite an example when to use this mode.
2. Explain what happens when RESET pin of 8255 is made high?
3. Design an IO interfacing circuit with PPI (8255) with port address shown below:
  - Port A - 0700H,
  - Port B - 0702H,
  - Port C – 0704H, and
  - Control Port – 0706H.

To check the functionality of the circuit, write an assembly language program that will read the status of the two switches and display the sequence of seven-segment below sequence below. Save as **SURNAME\_COEN3211\_QA3.pdsprj**.

SWITCH STATUS		SEVEN-SEGMENT SEQUENCE
SW2	SW1	
Off	Off	0
Off	On	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, then repeat
On	Off	9, 8, 7, 6, 5, 4, 3, 2, 1, 0, then repeat
On	On	E

## **Answers:**

### **1. MODE 2 OF PPI 8255:**

Mode 2 of the Programmable Peripheral Interface (PPI) 8255 is commonly known as the Bidirectional Mode. In this mode, Port A and Port B of the 8255 operate as bidirectional I/O ports, while Port C can be used either as two separate 4-bit ports (in Mode 0) or as a single 8-bit port (in Mode 1).

In Mode 2, the 8255 can function as a bidirectional data transfer device, allowing both input and output operations on Port A and Port B simultaneously. This bidirectional capability is particularly useful in applications where data needs to be transferred bidirectionally between a microprocessor and peripheral devices.

An example scenario where Mode 2 of the PPI 8255 could be employed is in the implementation of a parallel data transfer between a microprocessor and an external memory module. In this scenario, Port A and Port B of the 8255 can be used to interface with the data bus of the microprocessor and the data lines of the memory module. The microprocessor can write data to the memory module by outputting it through Port A, while simultaneously reading data from the memory module through Port B. This bidirectional data transfer capability simplifies the interface between the microprocessor and the memory module, enhancing the overall efficiency of the system.




## **2. RESET PIN OF 8255 IN HIGH STATE:**

When the RESET pin of the 8255 is set high, it triggers a reset operation, initializing the device to its default state. This entails resetting the internal control registers, including the control word register, to their default values, ensuring a known starting point for configuration. Additionally, all I/O ports (Port A, Port B, and Port C) are typically reset, along with any output latches, clearing them of any previous data. This process also involves resetting internal logic circuits and registers to prepare the device for subsequent commands and operations.

Simultaneously, activating the RESET pin ensures that the 8255 begins in a clean and initialized state, ready for further configuration and integration within the system. This comprehensive reset operation ensures that the device is primed for proper functionality, providing a reliable foundation for subsequent operations and interactions within the microprocessor-based system.

### 3. SCHEMATICS, PROGRAM LISTING AND OUTPUTS:

#### SCHEMATIC DIAGRAM:



## PROGRAM LISTING:

```
11 DATA SEGMENT
12     PORTA     EQU 0700H
13     PORTB     EQU 0702H
14     PORTC     EQU 0704H
15     PORT_CON  EQU 0706H
16     CON_BYTE  EQU 89H
17     PCL_0     EQU 01H
18     PCL_1     EQU 02H
19     OFF_STATE EQU 00H
20     ON_STATE  EQU 03H
21 DATA ENDS
22
23 CODE SEGMENT PUBLIC 'CODE'
24     MOV AX, DATA
25     MOV DS, AX
26
27 ;INITIALIZED PPI'S PORTS
28 START: MOV DX, PORT_CON
29        MOV AL, CON_BYTE
30        OUT DX, AX
31
32 ;CHECK SWITCHES STATUS
33 CHK_SW: MOV DX, PORTC
34        IN AL, DX
35
36        CMP AL, OFF_STATE
37        JE DISP_ZERO
38
39        CMP AL, PCL_0
40        JE ZERO_TO_NINE
41
42        CMP AL, PCL_1
43        JE NINE_TO_ZERO
44
45        CMP AL, ON_STATE
46        JE DISP_E
47
48        JMP CHK_SW
49
50 DISP_E: MOV SI, 10
51        MOV DX, PORTB
52        MOV AL, SEG_DISP[SI]
53        OUT DX, AL
54        CALL DEL
55        JMP CHK_SW
56
57 DISP_ZERO: MOV SI, 0
58        MOV DX, PORTB
59        MOV AL, SEG_DISP[SI]
60        OUT DX, AL
61        CALL DEL
62        JMP CHK_SW
63
64
```


```

65
66 ZERO_TO_NINE:
67     MOV SI, 0
68
69     D:
70     MOV DX, PORTB
71     MOV AL, SEG_DISP[SI]
72     OUT DX, AL
73     CALL DEL
74     CALL DEL
75     INC SI
76     CMP SI, 10
77     JNE D
78     JMP ZERO_TO_NINE
79
80 NINE_TO_ZERO:
81     MOV SI, 9
82
83     T:
84     MOV DX, PORTB
85     MOV AL, SEG_DISP[SI]
86     OUT DX, AL
87     CALL DEL
88     CALL DEL
89     CALL DEL
90     DEC SI
91     CMP SI, 0
92
93     JNE T
94     JMP NINE_TO_ZERO
95
96 LOOP_EXIT:
97     JMP CHK_SW
98
99 DEL PROC NEAR
100     MOV CX, 03FFFH
101     A: NOP
102     NOP
103     NOP
104     LOOP A
105     RET
106
107 DEL ENDP
108
109 ORG 1000H
110     SEG_DISP DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0F8H, 80H, 90H, 86H
111
112 CODE    ENDS
113 END START


```

## OUTPUT:


SW2 (ON) – SW1 (ON):




SW2 (OFF) – SW1 (OFF):



SW2 (OFF) – SW1 (ON):



SW2 (ON) – SW1 (OFF):



## **CONCLUSION**

Throughout this laboratory experiment, I gained a deeper understanding of the 8255 (PPI) mode of operations and its I/O ports. By actively engaging with the hardware and observing its functionalities firsthand, I familiarized myself with the intricacies of the 8255 and its significance in digital electronics. Interacting with the 8255's input and output operations provided valuable insight into its role within microprocessor-based systems.

One of the primary objectives of this lab was to configure the control byte register of the 8255. Through experimentation and manipulation of this register, I learned how to control the mode of operation and directionality of the 8255's ports. This hands-on experience enhanced my understanding of digital I/O interfacing concepts, empowering me to effectively utilize the 8255 in future projects and applications.

Moreover, this lab facilitated discussions on interfacing the 8255 to MPU-based systems. By exploring the theoretical principles and practical implementation techniques, I gained valuable insights into the protocols and connections necessary for seamless integration. Understanding the intricacies of interfacing is essential for anyone working with embedded systems and digital design, and this lab provided a solid foundation in this area.

Additionally, I had the opportunity to write an assembly program to control I/O connected to the 8255. By translating my understanding of the 8255's operation into code, I honed my programming skills and reinforced my comprehension of digital I/O control. This practical programming exercise equipped me with valuable skills applicable to real-world scenarios, where efficient control of peripheral devices is crucial.

## **REFERENCES**

### **Online Sources:**

- 8255A - Programmable Peripheral Interface. (n.d.).  
Tutorialspoint.com. Retrieved February 24, 2024, from  
[https://www.tutorialspoint.com/microprocessor/microprocessor\\_intel\\_8255a\\_programmable\\_peripheral\\_interface.htm](https://www.tutorialspoint.com/microprocessor/microprocessor_intel_8255a_programmable_peripheral_interface.htm)
- Agarwal, T. (2023, January 16). 8255 Microprocessor : Architecture, Working, Interfacing & its uses. ElProCus - Electronic Projects for Engineering Students.  
<https://www.elprocus.com/8255-microprocessor/>
- Programmable peripheral interface 8255 - GeeksforGeeks. (n.d.).  
Geeksforgeeks.org. Retrieved February 24, 2024, from  
<https://www.geeksforgeeks.org/programmable-peripheral-interface-8255/amp/>
- (N.d.). Github.io. Retrieved February 24, 2024, from  
<https://it-gecbh.github.io/2020/resources/MICROPROCESSOR/series2/8255.ppt>