
Mistral documentation

Release 1.0

Mar 18, 2022

CONTENTS

| | | |
|----------|--|------------|
| 1 | The Cyclone V FPGA | 1 |
| 1.1 | The FPGAs | 1 |
| 1.2 | Bitstream stucture | 2 |
| 1.3 | Logic blocks | 2 |
| 1.4 | Routing network | 3 |
| 1.5 | Programmable inverters | 3 |
| 2 | CycloneV internals description | 5 |
| 2.1 | Routing network | 5 |
| 2.2 | Inner logic blocks | 6 |
| 2.3 | Clock muxes | 22 |
| 2.4 | Peripheral logic blocks | 35 |
| 2.5 | Options | 135 |
| 3 | CycloneV library usage | 137 |
| 3.1 | Library structure | 137 |
| 3.2 | Packages | 137 |
| 3.3 | Model information | 138 |
| 3.4 | pos, rnode and pnode | 139 |
| 3.5 | Routing network management | 141 |
| 3.6 | Clock mux blocks management | 141 |
| 3.7 | Logic block management | 141 |
| 3.8 | Inverters management | 142 |
| 3.9 | Pin/package management | 143 |
| 3.10 | Options | 144 |
| 3.11 | Bitstream management | 145 |
| 3.12 | HMC bypass | 145 |
| 4 | The mistral-cv command-line program | 147 |
| 4.1 | models | 147 |
| 4.2 | routes | 147 |
| 4.3 | routes2 | 147 |
| 4.4 | cycle | 147 |
| 4.5 | bels | 148 |
| 4.6 | decomp | 148 |
| 4.7 | comp | 148 |
| 4.8 | diff | 148 |
| 5 | Mistral CycloneV library internals | 149 |
| 5.1 | Structure | 149 |

| | | |
|-----|-------------------------|-----|
| 5.2 | Routing data | 149 |
| 5.3 | Block muxes | 149 |
| 5.4 | Logic blocks | 151 |
| 5.5 | Inverters | 151 |
| 5.6 | Forced-1 bits | 151 |
| 5.7 | Packages | 151 |
| 5.8 | Models | 151 |
| 5.9 | Binary data | 151 |

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream structure

The bitstream is built from three rams:

- Option ram
- Peripheral ram
- Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

| Die | Tiles | Pram | Cram |
|--------|---------|--------|------------|
| e50f | 55x46 | 51101 | 4958x3928 |
| gx25f | 49x40 | 54083 | 3856x3412 |
| gt75f | 69x62 | 90162 | 6006x5304 |
| gt150f | 90x82 | 113922 | 7605x7024 |
| gt300f | 122x116 | 130828 | 10038x9948 |
| sx50f | 69x62 | 80505 | 6006x5304 |
| sx120f | 90x82 | 99574 | 7605x7024 |

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fppll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

- hip: the pcie interfaces
- cbuf: a clock buffer for the dqs16
- dll: a delay-locked loop for the dqs16
- serpar: TODO
- lvl: TODO
- term: termination control blocks
- pma3: manages the channels of the hssi
- hmc: hardware memory controller, a block managing sdr/ddr ram interfaces
- hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fppl in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each other to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of pll select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most of the periphery routing nodes (GIN, GOUT, DCMUX, GCLK, RCLK, PCLK) invert the signal. The inner nodes of the data networks never invert, the situation with the clock network is not yet clear. Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter. Each block connection description indicates whether the node is inverting (n=no, i=yes, p=programmable, ?=unknown yet).

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell 9 -> cells 0-9 -> lab (x, u-1) cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

| Name | Instance | Type | Values | Default | Documentation |
|-----------|----------|------|---|---------|--|
| ARITH_SEL | 0-9 | Mux | <ul style="list-style-type: none"> • adder • lut | lut | Select whether the data input of the FF is the LUTs or the adder |
| BCLK_SEL | 0-9 | Mux | <ul style="list-style-type: none"> • off • clk0 • clk1 • clk2 | off | Select the clock input to the two middle FFs |
| BCLR_SEL | 0-9 | Num | <ul style="list-style-type: none"> • 0-1 | 0 | Select the aclr input to the two bottom FFs |

continues on next page

Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------|----------|------|--|---------|--|
| BDFF0 | 0-9 | Mux | <ul style="list-style-type: none"> • reg • nlut | reg | Select between LUT and FF for that output |
| BDFF1 | 0-9 | Mux | <ul style="list-style-type: none"> • reg • nlut | reg | Select between LUT and FF for that output |
| BDFF1L | 0-9 | Mux | <ul style="list-style-type: none"> • reg • nlut | reg | Select between LUT and FF for that output |
| BEF_SEL | 0-9 | Mux | <ul style="list-style-type: none"> • e • f | e | Select which input goes to the sdata input of the two bottom FFs |
| BMODE | 0-9 | Mux | <ul style="list-style-type: none"> • e_1 • f_1 • c_e • c_f | c_e | Connectivity mode of the bottom part of the cell |
| BPKREG0 | 0-9 | Bool | t/f | f | Force the top FF of the bottom half to get its input from tef_sel |
| BPKREG1 | 0-9 | Bool | t/f | f | Force the bottom FF of the bottom half to get its input from tef_sel |
| BSCLR_DIS | 0-9 | Bool | t/f | f | Disable sync clear for the bottom half |
| BSLOAD_EN | 0-9 | Bool | t/f | f | Select whether to enable the sync load line of the two bottom FFs |
| B_FEEDBACK_SEL | 0-9 | Num | <ul style="list-style-type: none"> • 0-1 | 0 | Select which of the FFs goes to the bottom feedback line |
| LUT_MASK | 0-9 | Ram | 64 bits | 0 | LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48-55. F 56-63 |

continues on next page

Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------|----------|------|---|---------|---|
| SHARE | 0-9 | Bool | t/f | f | Route the share line to the addition |
| TCLK_SEL | 0-9 | Mux | <ul style="list-style-type: none"> • off • clk0 • clk1 • clk2 | off | Select the clock input for the top and bottom FFs |
| TCLR_SEL | 0-9 | Num | <ul style="list-style-type: none"> • 0-1 | 0 | Select the aclr input to the two top FFs |
| TDFF0 | 0-9 | Mux | <ul style="list-style-type: none"> • reg • nlut | reg | Select between LUT and FF for that output |
| TDFF1 | 0-9 | Mux | <ul style="list-style-type: none"> • reg • nlut | reg | Select between LUT and FF for that output |
| TDFF1L | 0-9 | Mux | <ul style="list-style-type: none"> • reg • nlut | reg | Select between LUT and FF for that output |
| TEF_SEL | 0-9 | Mux | <ul style="list-style-type: none"> • e • f | e | Select which input goes to the sdata input of the two top FFs |
| TMODE | 0-9 | Mux | <ul style="list-style-type: none"> • e_0 • f_0 • d_e • d_f | d_e | Connectivity mode of the top part of the cell |
| TPKREG0 | 0-9 | Bool | t/f | f | Force the top FF of the top half to get its input from tef_sel |
| TPKREG1 | 0-9 | Bool | t/f | f | Force the bottom FF of the top half to get its input from tef_sel |
| TSCLR_DIS | 0-9 | Bool | t/f | f | Disable sync clear for the top half |
| TSLOAD_EN | 0-9 | Bool | t/f | f | Select whether to enable the sync load line of the two top FFs |

continues on next page

Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------|----------|------|---|---------|---|
| T_FEEDBACK_SEL | 0-9 | Num | <ul style="list-style-type: none"> 0-1 | 0 | Select which of the FFs goes to the top feedback line |
| ACLR0_INV | | Bool | t/f | f | Optional inverter for asynchronous clear 0 |
| ACLR0_SEL | | Mux | <ul style="list-style-type: none"> din3 aclr0 | din3 | Selects between clock and data for async clear 0 |
| ACLR1_INV | | Bool | t/f | f | Optional inverter for asynchronous clear 1 |
| ACLR1_SEL | | Mux | <ul style="list-style-type: none"> din2 aclr1 | din2 | Selects between clock and data for async clear 1 |
| BTO_DIS | | Bool | t/f | f | When disabled, allows carry in/share in from local cell 4 into local cell 5 |
| BYPASS_DIS | | Bool | t/f | t | Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too) |
| CLK0_INV | | Bool | t/f | f | Optional inverter for clock 0 |
| CLK0_SEL | | Mux | <ul style="list-style-type: none"> clka clkb | clka | Selects between the two intermediate clock lines for clock 0 |
| CLK1_INV | | Bool | t/f | f | Optional inverter for clock 1 |
| CLK1_SEL | | Mux | <ul style="list-style-type: none"> clka clkb | clka | Selects between the two intermediate clock lines for clock 1 |

continues on next page

Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------|----------|------|--|---------|---|
| CLK2_INV | | Bool | t/f | f | Optional inverter for clock 2 |
| CLK2_SEL | | Mux | <ul style="list-style-type: none"> • clka • clkb | clka | Selects between the two intermediate clock lines for clock 2 |
| CLKA_SEL | | Mux | <ul style="list-style-type: none"> • cin0 • din0 | cin0 | Selects between clock and data for the clka intermediate line |
| CLKB_SEL | | Mux | <ul style="list-style-type: none"> • cin1 • din1 | cin1 | Selects between clock and data for the clkb intermediate line |
| DFT_MODE | | Mux | <ul style="list-style-type: none"> • off • on • dft_pprog | on | TODO |
| EN0_EN | | Bool | t/f | t | Enables the enable 0 line (else always on) |
| EN0_NINV | | Bool | t/f | t | Optional inverter for enable 0 |
| EN1_EN | | Bool | t/f | t | Enables the enable 1 line (else always on) |
| EN1_NINV | | Bool | t/f | t | Optional inverter for enable 1 |
| EN2_EN | | Bool | t/f | t | Enables the enable 2 line (else always on) |
| EN2_NINV | | Bool | t/f | t | Optional inverter for enable 2 |
| REGSCAN_LATCH_EN | | Bool | t/f | f | TODO |
| SCLR_DIS | | Bool | t/f | f | Disable synchronous clear globally |
| SCLR_INV | | Bool | t/f | f | Optional inverter for synchronous clear |

continues on next page


Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------|----------|------|--|---------|---|
| SCLR_SEL | | Mux | <ul style="list-style-type: none"> • din3 • din1 | din3 | Source selection for synchronous clear |
| SLOAD_EN | | Bool | t/f | t | Enable synchronous load globally |
| SLOAD_INV | | Bool | t/f | f | Optional inverter for synchronous load |
| SLOAD_SEL | | Mux | <ul style="list-style-type: none"> • din2 • din1 | din1 | Source selection for synchronous load |
| TTO_DIS | | Bool | t/f | f | When disabled, allows carry in/share in from the lab at (x, y+1) cell 9 into local cell 0 |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---|
| A | 0-9 | | GOUT | n | Data input to the lab cell |
| ACLR | | 0-1 | TCLK | i | Common clock inputs for asynchronous clear of the FFs |
| B | 0-9 | | GOUT | n | Data input to the lab cell |
| C | 0-9 | | GOUT | n | Data input to the lab cell |
| CLKIN | | 0-1 | TCLK | i | Common clock inputs for clocking of the FFs |
| D | 0-9 | | GOUT | n | Data input to the lab cell |
| DATAIN | | 0-3 | GOUT | i | Common data inputs for enables, sync clear and load |
| E0 | 0-9 | | GOUT | n | Data input to the lab cell |
| E1 | 0-9 | | GOUT | n | Data input to the lab cell |
| F0 | 0-9 | | GOUT | n | Data input to the lab cell |
| F1 | 0-9 | | GOUT | n | Data input to the lab cell |
| FFB0 | 0-9 | | GIN | i | Output from either the top FF of the bottom hslf of the lab cell or the bottom lut to data routing |
| FFB1 | 0-9 | | GIN | i | Output from either the bottom FF of the bottom hslf of the lab cell or the bottom lut to data routing |
| FFB1L | 0-9 | | LD | i | Output from either the bottom FF of the bottom hslf of the lab cell or the bottom lut to local dispatch |
| FFT0 | 0-9 | | GIN | i | Output from either the top FF of the top hslf of the lab cell or the top lut to data routing |
| FFT1 | 0-9 | | GIN | i | Output from either the bottom FF of the top hslf of the lab cell or the top lut to data routing |
| FFT1L | 0-9 | | LD | i | Output from either the bottom FF of the top hslf of the lab cell or the top lut to local dispatch |



Fig. 3: The possible interconnection modes for the top and the bottom halves, used in tmode and bmode.



2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

| Name | Instance | Type | Values | Default | Documentation |
|--------------------|----------|------|--|---------|---------------|
| MADDG_VOLTAGE | | Mux | <ul style="list-style-type: none"> • vccl • vcchg | vccl | TODO |
| MCRG_VOLTAGE | | Mux | <ul style="list-style-type: none"> • vcchg • vccl | vcchg | TODO |
| RAM_DIS | | Bool | t/f | t | TODO |
| REGSCAN_LATCH_EN | | Bool | t/f | f | TODO |
| WRITE_EN | | Bool | t/f | f | TODO |
| WRITE_PULSE_LENGTH | | Num | <ul style="list-style-type: none"> • 500 • 650 • 800 • 950 | 500 | TODO |

2.2.3 DSP

The DSP blocks provide a multiply-adder with different modes. Its large number of inputs and output makes it span two tiles vertically.

The modes are are:

- Three 9x9 multipliers in parallel
- Two 18x19 multipliers in parallel
- Two 18x19 multipliers with the results combined through add or sub
- One 18x18 multiplier added to a 36-bits value
- One 27x27 multiplier

Data input is through 12 blocks of 9 bits, the mapping of their use depending on the mode. Each bit can be individually inverted. Unconnected bits default to 1 and must be inverted to get a 0. We are only able to do 18x18 multipliers, 18x19 configuration is not understood.

The two operands of a multiplier are called X and Y. The Z operand is used in preadder mode and acts on Y. When in two-multiplier mode they are called A and B. Three-multiplier mode is very similar to single with the inputs and outputs packed in the 27-bits inputs/54-bits output registers. Preadder is not officially supported in 3-multiplier mode.

Mapping of data input blocks to multiplier ports is as follows:

| Multiplier mode | AX | AY | AZ | BX | BY | BZ |
|---------------------|---------|---------|----------|------------|------|--------|
| 1 or 3, no preadder | 7, 6, 0 | 9, 8, 2 | | | | |
| 3, preadder active | 7, 6, 0 | 8, 3, 2 | 10, 5, 4 | | | |
| 2 | 1, 0 | 3, 2 | 5, 4 | 7, 6 | 9, 8 | 11, 10 |
| 18x18+36 | 1, 0 | 3, 2 | 5, 4 | 9, 8, 7, 6 | | |

Result is in the single 74-bits wide RESULT port, which is split in half in two-18x19-parallel mode with the B result in bits [73:37].

| Name | Instance | Type | Values | Default | Documentation |
|-----------------|----------|------|--|---------|-----------------------------------|
| ACC_INV | | Bool | t/f | f | TODO |
| ACLR0_INV | | Bool | t/f | f | Invert aclr 0 |
| ACLR0_SEL | | Num | <ul style="list-style-type: none"> • 0 • 2 | 0 | Input for aclr 0 |
| ACLR1_INV | | Bool | t/f | f | Invert aclr 1 |
| ACLR1_SEL | | Num | <ul style="list-style-type: none"> • 1 • 3 | 1 | Input for aclr 1 |
| AX_SIGNED | | Bool | t/f | f | Is port X of multiplier A signed? |
| AY_SIGNED | | Bool | t/f | f | Is port Y of multiplier A signed? |
| BX_SIGNED | | Bool | t/f | f | Is port X of multiplier B signed? |
| BY_SIGNED | | Bool | t/f | f | Is port Y of multiplier B signed? |
| CASCADE_1ST_EN | | Bool | t/f | f | TODO |
| CASCADE_EN | | Bool | t/f | f | TODO |
| CHAIN_OUTPUT_EN | | Bool | t/f | f | TODO |
| CLK0_INV | | Bool | t/f | f | Invert clock 0 |
| CLK0_SEL | | Num | <ul style="list-style-type: none"> • 0 • 3 | 0 | Input for clock 0 |
| CLK1_INV | | Bool | t/f | f | Invert clock 1 |
| CLK1_SEL | | Num | <ul style="list-style-type: none"> • 1 • 4 | 1 | Input for clock 1 |
| CLK2_INV | | Bool | t/f | f | Invert clock 2 |
| CLK2_SEL | | Num | <ul style="list-style-type: none"> • 2 • 5 | 2 | Input for clock 2 |
| CLK_AX17_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |
| CLK_AYZ17_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |
| CLK_BX17_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |

continues on next page

Table 2 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------|----------|------|---|---------|---------------------------------------|
| CLK_BYZ17_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |
| CLK_DYN_CTRL_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |
| CLK_OPREG_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |
| COEF_INPUT_EN | | Bool | t/f | f | Use coefficient for multiplier port X |
| DEC_INV | | Bool | t/f | f | TODO |
| DE-LAY_CASCADE_AY_EN | | Bool | t/f | f | TODO |
| DE-LAY_CASCADE_BY_EN | | Bool | t/f | f | TODO |
| DFT_CLK_DIS | | Bool | t/f | t | TODO |
| DFT_ITG_EN | | Bool | t/f | f | TODO |
| DFT_TDF_EN | | Bool | t/f | f | TODO |
| DOUBLE_ACC_EN | | Bool | t/f | f | TODO |
| ENABLE0_FORCE | | Bool | t/f | f | Clock 0 always enabled |
| ENABLE0_INV | | Bool | t/f | f | Invert enable on clock 0 |
| ENABLE1_FORCE | | Bool | t/f | f | Clock 1 always enabled |
| ENABLE1_INV | | Bool | t/f | f | Invert enable on clock 1 |
| ENABLE2_FORCE | | Bool | t/f | f | Clock 2 always enabled |
| ENABLE2_INV | | Bool | t/f | f | Invert enable on clock 2 |
| IDI-REG_ACC_CTRL | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IDI-REG_DEC_CTRL | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IDI-REG_PRELOAD_CTRL | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |

continues on next page

Table 2 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------|----------|------|--|---------|--|
| IDIREG_SUB | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IN-REG_CTRL_AX | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IN-REG_CTRL_AY | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IN-REG_CTRL_AZ | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IN-REG_CTRL_BX | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IN-REG_CTRL_BY | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| IN-REG_CTRL_BZ | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| LOAD_VALUE | | Ram | 00-3f | 0 | Value to load in the accumulator ($1 < n$) |
| MODE | | Mux | <ul style="list-style-type: none"> • m9x9 • m18x19 • m27x27 • m18x19_combined • m18x18p36 | m18x19 | Multiplication configuration |
| OREG_CTRL | | Mux | <ul style="list-style-type: none"> • bypass • reg | bypass | TODO |
| PAR-TIAL_RECONFIG_EN | | Bool | t/f | f | TODO |
| PREADDER_EN | | Bool | t/f | f | Preadder activation |

continues on next page

Table 2 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------|----------|------|---------|---------|--|
| PREADDER_SUB | | Bool | t/f | f | Preadder subtraction mode |
| PRELOAD_INV | | Bool | t/f | f | TODO |
| SUB_INV | | Bool | t/f | f | TODO |
| SYSTOLIC_REG_EN | | Bool | t/f | f | TODO |
| COEF_A | 0-7 | Ram | 18 bits | 0 | Low 18 bits of the A multiplier coefficients |
| COEF_B | 0-7 | Ram | 18 bits | 0 | High 9 bits of A or 18 bits of B multiplier coefficients |
| DATA_INV | 0-11 | Ram | 000-1ff | 0 | Per-bit inversion of DATA_IN. Unconnected inputs default as 1 and should be inverted to get a 0. |

| Port Name | Instance | Port bits | Route type | node | In-verter | Documentation |
|------------|----------|------------------------------|------------|------|-----------|--------------------------------|
| ACCUMULATE | | | GOUT | | i | TODO |
| ACLR | | 2-3 | GOUT | | i | Asynchronous clear inputs |
| ACLR | | 0-1 | TCLK | | i | Asynchronous clear inputs |
| CLKIN | | 3-5 | GOUT | | i | Clock inputs |
| CLKIN | | 0-2 | TCLK | | i | Clock inputs |
| DATAIN | 0-11 | 0-8 | GOUT | | i | The 12 9-bit data input blocks |
| ENABLE | | 0-2 | GOUT | | i | Clock enable inputs |
| LOADCONST | | | GOUT | | i | TODO |
| NEGATE | | | GOUT | | i | TODO |
| RESULT | | 0-73 | GIN | | i | Final multiplication output |
| SUB | | | GOUT | | i | TODO |
| UNK_IN | | 30-31, 62-63, 94-95, 126-127 | GOUT | | i | TODO |

2.2.4 M10K

The M10K blocks provide 10240 (256*40) bits of dual-ported rom or ram.

| Name | Instance | Type | Values | Default | Documentation |
|-------------------|----------|------|--|---------|---------------|
| A_ADDCLR_EN | | Bool | t/f | f | TODO |
| A_DATA_FLOW_THRU | | Bool | t/f | f | TODO |
| A_DATA_WIDTH | | Num | <ul style="list-style-type: none"> • 1-2 • 5 • 10 • 20 • 40 | 40 | TODO |
| A_DMY_PWDWN | | Ram | 0-f | 6 | TODO |
| A_FAST_READ | | Bool | t/f | f | TODO |
| A_FAST_WRITE | | Mux | <ul style="list-style-type: none"> • off • fast • slow | off | TODO |
| A_OUTCLR_EN | | Mux | <ul style="list-style-type: none"> • off • reg • lat | off | TODO |
| A_OUTEN_DELAY | | Ram | 0-7 | 1 | TODO |
| A_OUTEN_PULSE | | Ram | 0-3 | 3 | TODO |
| A_OUTPUT_SEL | | Mux | <ul style="list-style-type: none"> • async • reg | async | TODO |
| A_SAEN_DELAY | | Ram | 0-7 | 0 | TODO |
| A_SA_WREN_DELAY | | Ram | 0-3 | 0 | TODO |
| A_WL_DELAY | | Ram | 0-3 | 1 | TODO |
| A_WR_TIMER_PULSE | | Ram | 00-1f | 06 | TODO |
| BIST_MODE | | Bool | t/f | f | TODO |
| BOT_1_ADDCLR_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| BOT_1_CORECLK_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| BOT_1_INCLK_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| BOT_1_OUTCLK_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |

continues on next page

Table 3 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------|----------|------|--|---------|---------------|
| BOT_1_OUTCLR_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CE0_INV | | Bool | t/f | f | TODO |
| BOT_CE0_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CE1_INV | | Bool | t/f | f | TODO |
| BOT_CE1_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CLK_INV | | Bool | t/f | f | TODO |
| BOT_CLK_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CLR_INV | | Bool | t/f | f | TODO |
| BOT_CLR_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CORECLK_SEL | | Num | • 0-2 | 0 | TODO |
| BOT_INCLK_SEL | | Num | • 0-2 | 0 | TODO |
| BOT_OUTCLK_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_R_INV | | Bool | t/f | f | TODO |
| BOT_R_SEL | | Num | • 0-2 | 0 | TODO |
| BOT_W_INV | | Bool | t/f | f | TODO |
| BOT_W_SEL | | Num | • 0-2 | 0 | TODO |
| B_ADDCLR_EN | | Bool | t/f | f | TODO |
| B_DATA_FLOW_THRU | | Bool | t/f | f | TODO |
| B_DATA_WIDTH | | Num | <ul style="list-style-type: none"> • 1-2 • 5 • 10 • 20 • 40 | 1 | TODO |
| B_DMY_DELAY | | Ram | 0-3 | 1 | TODO |
| B_DMY_DELAY | | Ram | 0-3 | 1 | TODO |
| B_DMY_PWDWN | | Ram | 0-f | 6 | TODO |
| B_FAST_READ | | Bool | t/f | f | TODO |

continues on next page

Table 3 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------|----------|------|---|---------|---------------|
| B_FAST_WRITE | | Mux | <ul style="list-style-type: none"> • off • fast • slow | off | TODO |
| B_OUTCLR_EN | | Mux | <ul style="list-style-type: none"> • off • reg • lat | off | TODO |
| B_OUTEN_DELAY | | Ram | 0-7 | 1 | TODO |
| B_OUTEN_PULSE | | Ram | 0-3 | 3 | TODO |
| B_OUTPUT_SEL | | Mux | <ul style="list-style-type: none"> • async • reg | async | TODO |
| B_SAEN_DELAY | | Ram | 0-7 | 0 | TODO |
| B_SA_WREN_DELAY | | Ram | 0-3 | 0 | TODO |
| B_WL_DELAY | | Ram | 0-3 | 1 | TODO |
| B_WR_TIMER_PULSE | | Ram | 00-1f | 06 | TODO |
| DIS- ABLE_UNUSED | | Bool | t/f | t | TODO |
| ITG_LFSR | | Bool | t/f | f | TODO |
| PACK_MODE | | Bool | t/f | f | TODO |
| PR_EN | | Bool | t/f | f | TODO |
| TDF_ATPG | | Bool | t/f | f | TODO |
| TEST_MODE_OFF | | Bool | t/f | t | TODO |
| TOP_ADDCLR_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| TOP_CE0_INV | | Bool | t/f | f | TODO |
| TOP_CE0_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| TOP_CE1_INV | | Bool | t/f | f | TODO |
| TOP_CE1_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| TOP_CLK_INV | | Bool | t/f | f | TODO |
| TOP_CLK_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| TOP_CLR_INV | | Bool | t/f | f | TODO |
| TOP_CLR_SEL | | Num | <ul style="list-style-type: none"> • 0-1 | 0 | TODO |
| TOP_CORECLK_SEL | | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |

continues on next page

Table 3 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------|----------|------|---------|---------|---------------|
| TOP_INCLK_SEL | | Num | • 0-2 | 0 | TODO |
| TOP_OUTCLK_SEL | | Num | • 0-1 | 0 | TODO |
| TOP_OUTCLR_SEL | | Num | • 0-1 | 0 | TODO |
| TOP_R_INV | | Bool | t/f | f | TODO |
| TOP_R_SEL | | Num | • 0-2 | 0 | TODO |
| TOP_W_INV | | Bool | t/f | f | TODO |
| TOP_W_SEL | | Num | • 0-2 | 0 | TODO |
| TRUE_DUAL_PORT | | Bool | t/f | f | TODO |
| RAM | 0-255 | Ram | 40 bits | 0 | TODO |

| Port Name | Instance | Port bits | Route type | node | In-verter | Documentation |
|--------------|----------|-----------|------------|------|-----------|--|
| ACLR | | 0-1 | GOUT | | i | Asynchronous clear |
| ADDRA | | 0-11 | GOUT | | i | Address for port A |
| ADDRB | | 0-11 | GOUT | | i | Address for port B |
| ADDRSTALLA | | | GOUT | | i | Lock address on port A |
| ADDRSTALLB | | | GOUT | | i | Lock address on port B |
| BYTEEN-ABLEA | | 0-1 | GOUT | | i | Write enables for the two halves of port A |
| BYTEEN-ABLEB | | 0-1 | GOUT | | i | Write enables for the two halves of port B |
| CLKIN | | 6-7 | GOUT | | i | Clock inputs, only 0-1 and 6-7 used |
| CLKIN | | 0-5 | TCLK | | i | Clock inputs, only 0-1 and 6-7 used |
| DATAAIN | | 0-19 | GOUT | | i | Input data for port A |
| DATAAOUT | | 0-19 | GIN | | i | Output data for port A |
| DATABIN | | 0-19 | GOUT | | i | Input data for port B |
| DATABOUT | | 0-19 | GIN | | i | Output data for port A |
| ENABLE | | 0-3 | GOUT | | i | Clock enables |
| RDEN | | 0-1 | GOUT | | i | Read enables |
| WREN | | 0-1 | GOUT | | i | Write enables |

2.3 Clock muxes

2.3.1 Generalities

The clock muxes blocks are peripheral blocks which drive a series of clock networks which span either half or the whole surface of the die. Half-sized networks are called regional, full-sized global.

They are all comprised of a big mux called INPUT_SEL selecting between multiple possible sources, and an enable circuit allowing to bake an enable signal into the clock. Global network-driving instances also include a burst controller and a dynamic clock switcher.

Clock sources can be clock pins (clkpin inputs for positive or differential, nclkpin inputs for negative), signals from the routing network (clkpin inputs), pll outputs either from pll blocks or the hps (pllpin inputs) or clocks from the serial transmitters (hssi, iclk inputs). For each following cmux block subtype description we provide a muxing matrix, either pointing directly to the inputs or to premuxes choosing between multiple ones (_sel variants). The DEFAULT.0 entries are the default values when a clock is not used and ties the line to ground. The OFF.1 entries tie the line to 1 somehow. All the undocumented entries should give a constant 0, but avoid using them just in case. The SWITCH entries are connected to the dynamic clock selection mux.




Fig. 4: Enable sub-circuit

The enable sub-circuit allows to key on one or two registers to allow to handle enables being on a different clock domain than the controlled block.




Fig. 5: Burst sub-circuit

The burst sub-circuit allows to keep the enable active for a fixed number of clocks of an enable rising edge then drop it again. The number of clocks can be static or dynamic.

The switch sub-circuit and the pll feedbacks still need to be documented.

2.3.2 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each.

| cmuxhg | 0 | 1 | 2 | 3 |
|--------|----------------|----------------|----------------|----------------|
| 00 | CLKPIN_SEL_0.0 | CLKPIN_SEL_0.1 | CLKPIN_SEL_0.2 | CLKPIN_SEL_0.3 |
| 01 | CLKPIN_SEL_1.0 | CLKPIN_SEL_1.1 | CLKPIN_SEL_1.2 | CLKPIN_SEL_1.3 |
| 02 | CLKPIN_SEL_2.0 | CLKPIN_SEL_2.1 | CLKPIN_SEL_2.2 | CLKPIN_SEL_2.3 |
| 03 | CLKPIN_SEL_3.0 | CLKPIN_SEL_3.1 | CLKPIN_SEL_3.2 | CLKPIN_SEL_3.3 |

continues on next page

Table 4 – continued from previous page

| cmuxhg | 0 | 1 | 2 | 3 |
|--------|-----------------|-----------------|-----------------|-----------------|
| 04 | NCLKPIN_SEL_0.0 | NCLKPIN_SEL_0.1 | NCLKPIN_SEL_0.2 | NCLKPIN_SEL_0.3 |
| 05 | NCLKPIN_SEL_1.0 | NCLKPIN_SEL_1.1 | NCLKPIN_SEL_1.2 | NCLKPIN_SEL_1.3 |
| 06 | NCLKPIN_SEL_2.0 | NCLKPIN_SEL_2.1 | NCLKPIN_SEL_2.2 | NCLKPIN_SEL_2.3 |
| 07 | NCLKPIN_SEL_3.0 | NCLKPIN_SEL_3.1 | NCLKPIN_SEL_3.2 | NCLKPIN_SEL_3.3 |
| 08 | PLLIN.0 | PLLIN.0 | PLLIN.0 | PLLIN.0 |
| 09 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 |
| 0a | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 |
| 0b | PLLIN.3 | PLLIN.3 | PLLIN.3 | PLLIN.3 |
| 0c | PLLIN.4 | PLLIN.4 | PLLIN.4 | PLLIN.4 |
| 0d | PLLIN.5 | PLLIN.5 | PLLIN.5 | PLLIN.5 |
| 0e | PLLIN.6 | PLLIN.6 | PLLIN.6 | PLLIN.6 |
| 0f | PLLIN.7 | PLLIN.7 | PLLIN.7 | PLLIN.7 |
| 10 | PLLIN.8 | PLLIN.8 | PLLIN.8 | PLLIN.8 |
| 11 | PLLIN.9 | PLLIN.9 | PLLIN.9 | PLLIN.9 |
| 12 | PLLIN.10 | PLLIN.10 | PLLIN.10 | PLLIN.10 |
| 13 | PLLIN.11 | PLLIN.11 | PLLIN.11 | PLLIN.11 |
| 14 | PLLIN.12 | PLLIN.12 | PLLIN.12 | PLLIN.12 |
| 15 | PLLIN.13 | PLLIN.13 | PLLIN.13 | PLLIN.13 |
| 16 | PLLIN.14 | PLLIN.14 | PLLIN.14 | PLLIN.14 |
| 17 | PLLIN.15 | PLLIN.15 | PLLIN.15 | PLLIN.15 |
| 18 | PLL_SEL_0.0 | PLL_SEL_0.1 | PLL_SEL_0.2 | PLL_SEL_0.3 |
| 19 | PLL_SEL_1.0 | PLL_SEL_1.1 | PLL_SEL_1.2 | PLL_SEL_1.3 |
| 1b | CLKIN.0 | CLKIN.0 | CLKIN.2 | CLKIN.2 |
| 1c | ICLK_SEL.0 | ICLK_SEL.0 | ICLK_SEL.0 | ICLK_SEL.0 |
| 1d | ICLK_SEL.1 | ICLK_SEL.1 | ICLK_SEL.1 | ICLK_SEL.1 |
| 1e | ICLK_SEL.2 | ICLK_SEL.2 | ICLK_SEL.2 | ICLK_SEL.2 |
| 1f | ICLK_SEL.3 | ICLK_SEL.3 | ICLK_SEL.3 | ICLK_SEL.3 |
| 20 | SWITCH.0 | SWITCH.1 | SWITCH.2 | SWITCH.3 |
| 21 | CLKIN.1 | CLKIN.1 | CLKIN.3 | CLKIN.3 |
| 22 | OFF.1 | OFF.1 | OFF.1 | OFF.1 |
| 23 | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 |

| Name | Instance | Type | Values | Default | Documentation |
|------------------|----------|------|---|---------|--|
| BURST_COUNT | 0-3 | Ram | 0-7 | 0 | Optional fixed burst count |
| BURST_COUNT_CTRL | 0-3 | Mux | <ul style="list-style-type: none"> static core_ctrl | static | Selection of the burst count between fixed and coming from the routing network |
| BURST_EN | 0-3 | Bool | t/f | f | Burst system enable |
| CLKPIN_SEL_0 | 0-3 | Num | <ul style="list-style-type: none"> 0-1 | 0 | Selects between CLKPIN inputs |
| CLKPIN_SEL_1 | 0-3 | Num | <ul style="list-style-type: none"> 2-3 | 2 | Selects between CLKPIN inputs |

continues on next page

Table 5 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|--|---------|---|
| CLKPIN_SEL_2 | 0-3 | Num | <ul style="list-style-type: none"> • 4-5 | 4 | Selects between CLKPIN inputs |
| CLKPIN_SEL_3 | 0-3 | Num | <ul style="list-style-type: none"> • 6-7 | 6 | Selects between CLKPIN inputs |
| CLK_SELECT_A | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_B | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_C | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_D | 0-3 | Ram | 0-3 | 0 | TODO |
| ENABLE_REGISTER_MODE | 0-3 | Mux | <ul style="list-style-type: none"> • enout • reg1_enout • reg2_enout • vcc | vcc | Enable line buffering mode |
| ENABLE_REGISTER_POWER_UP | 0-3 | Num | <ul style="list-style-type: none"> • 0-1 | 1 | Value of the enable ff outputs at reset time |
| INPUT_SEL | 0-3 | Ram | 00-3f | 23 | Clock mux main input selector |
| NCLKPIN_SEL_0 | 0-3 | Num | <ul style="list-style-type: none"> • 0-1 | 0 | Selects between NCLKPIN inputs |
| NCLKPIN_SEL_1 | 0-3 | Num | <ul style="list-style-type: none"> • 2-3 | 2 | Selects between NCLKPIN inputs |
| NCLKPIN_SEL_2 | 0-3 | Num | <ul style="list-style-type: none"> • 4-5 | 4 | Selects between NCLKPIN inputs |
| NCLKPIN_SEL_3 | 0-3 | Num | <ul style="list-style-type: none"> • 6-7 | 6 | Selects between NCLKPIN inputs |
| PLL_SEL_0 | 0-3 | Num | <ul style="list-style-type: none"> • 16 • 19 | 16 | Selects between PLLIN inputs |
| PLL_SEL_1 | 0-3 | Num | <ul style="list-style-type: none"> • 17 • 20 | 17 | Selects between PLLIN inputs |
| PLL_SEL_2 | 0-3 | Num | <ul style="list-style-type: none"> • 18 • 21 | 18 | Selects between PLLIN inputs (unused in practice, inputs not connected) |

continues on next page

Table 5 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------------------|----------|------|--|---------|-----------------------------|
| TEST-SYN_ENOUT_SELECT | 0-3 | Mux | <ul style="list-style-type: none"> core_en pre_synenb | core_en | TODO |
| DYNAMIC_CLK_SELECT | | Bool | t/f | f | TODO |
| FEEDBACK_DRIVER_SELECT_0 | | Mux | <ul style="list-style-type: none"> in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 | in0_vcc | TODO |
| FEEDBACK_DRIVER_SELECT_1 | | Mux | <ul style="list-style-type: none"> in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 | in0_vcc | TODO |
| OR-PHAN_PLL_FEEDBACK_OUT_SELECT_0 | | Ram | 0-1 | 0 | TODO |
| OR-PHAN_PLL_FEEDBACK_OUT_SELECT_1 | | Ram | 0-1 | 0 | TODO |
| PLL_FEEDBACK_ENABLE_0 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_1 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| PLL_FEEDBACK_OUT_SELECT_0 | | Ram | 0-1 | 0 | TODO |
| PLL_FEEDBACK_OUT_SELECT_1 | | Ram | 0-1 | 0 | TODO |
| ICLK_SEL | 0-3 | Ram | 00-1f | 1f | Selects between ICLK inputs |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-----------------------------------|
| BURSTCNT | | 0-2 | GOUT | p | Burst block counter value |
| CLKFBOUT | | 0-1 | GCLKFB | ? | TODO |
| CLKIN | | 0-3 | DCMUX | p | Routing grid clock inputs |
| CLKOUT | 0-3 | | GCLK | ? | Clock mux clock grid driver |
| ENABLE | 0-3 | | GOUT | p | Clock enable |
| SWITCHCLK | 0-3 | | GIN | i | Dynamically selected clock output |
| SWITCHIN | 0-3 | 0-1 | GOUT | p | Dynamic clock selection input |
| SYN_EN | 0-3 | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-------------|-----|------------------------|-------------------------------------|
| CLKFBOUT | | 2-3 | > | FPLL:FBCLK_IN_L0 | TODO |
| CLKPIN | | 0-7 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| ICLK | | 22-25 | < | HSSI:PMA_IQTXRXCLK_PLD | TODO |
| ICLK | | 0-3 | < | HSSI:PMA_REF_IQCLK_OUT | TODO |
| ICLK | | 11-14 | < | HSSI:PMA_RX_IQCLK_OUT | TODO |
| NCLKPIN | | 0-7 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-17, 19-20 | < | FPLL:PLLCOUT | TODO |
| PLLIN | | 0-3 | < | HPS_CLOCKS:S2F_CLK_R | TODO |
| PLLMIN | | 0-1 | < | FPLL:PLLMOUT0 | TODO |

2.3.3 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

| cmuxvg | 0 | 1 | 2 | 3 |
|--------|-----------|-----------|-----------|-----------|
| 00 | CLKPIN.1 | CLKPIN.1 | CLKPIN.1 | CLKPIN.1 |
| 01 | CLKPIN.3 | CLKPIN.3 | CLKPIN.3 | CLKPIN.3 |
| 02 | CLKPIN.0 | CLKPIN.0 | CLKPIN.0 | CLKPIN.0 |
| 03 | CLKPIN.2 | CLKPIN.2 | CLKPIN.2 | CLKPIN.2 |
| 04 | NCLKPIN.1 | NCLKPIN.1 | NCLKPIN.1 | NCLKPIN.1 |
| 05 | NCLKPIN.3 | NCLKPIN.3 | NCLKPIN.3 | NCLKPIN.3 |
| 06 | NCLKPIN.0 | NCLKPIN.0 | NCLKPIN.0 | NCLKPIN.0 |
| 07 | NCLKPIN.2 | NCLKPIN.2 | NCLKPIN.2 | NCLKPIN.2 |
| 08 | PLLIN.0 | PLLIN.0 | PLLIN.0 | PLLIN.0 |
| 09 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 |
| 0a | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 |
| 0b | PLLIN.3 | PLLIN.3 | PLLIN.3 | PLLIN.3 |
| 0c | PLLIN.4 | PLLIN.4 | PLLIN.4 | PLLIN.4 |
| 0d | PLLIN.5 | PLLIN.5 | PLLIN.5 | PLLIN.5 |
| 0e | PLLIN.6 | PLLIN.6 | PLLIN.6 | PLLIN.6 |
| 0f | PLLIN.7 | PLLIN.7 | PLLIN.7 | PLLIN.7 |
| 10 | PLLIN.8 | PLLIN.8 | PLLIN.8 | PLLIN.8 |
| 11 | PLLIN.9 | PLLIN.9 | PLLIN.9 | PLLIN.9 |
| 12 | PLLIN.10 | PLLIN.10 | PLLIN.10 | PLLIN.10 |
| 13 | PLLIN.11 | PLLIN.11 | PLLIN.11 | PLLIN.11 |
| 14 | PLLIN.12 | PLLIN.12 | PLLIN.12 | PLLIN.12 |
| 15 | PLLIN.13 | PLLIN.13 | PLLIN.13 | PLLIN.13 |
| 16 | PLLIN.14 | PLLIN.14 | PLLIN.14 | PLLIN.14 |
| 17 | OFF.0 | PLLIN.15 | PLLIN.15 | PLLIN.15 |
| 18 | CLKIN.0 | CLKIN.1 | CLKIN.2 | CLKIN.3 |
| 19 | SWITCH.0 | SWITCH.1 | SWITCH.2 | SWITCH.3 |
| 1b | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 |

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|--|------------|--|
| BURST_COUNT | 0-3 | Ram | 0-7 | 0 | Optional fixed burst count |
| BURST_COUNT_CTRL | 0-3 | Mux | <ul style="list-style-type: none"> static core_ctrl | static | Selection of the burst count between fixed and coming from the routing network |
| BURST_EN | 0-3 | Bool | t/f | f | Burst system enable |
| CLK_SELECT_A | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_B | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_C | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_D | 0-3 | Ram | 0-3 | 0 | TODO |
| ENABLE_REGISTER_MODE | 0-3 | Mux | <ul style="list-style-type: none"> enout reg1_enout reg2_enout vcc | vcc | Enable line buffering mode |
| ENABLE_REGISTER_POWER_UP | 0-3 | Num | <ul style="list-style-type: none"> 0-1 | 1 | Value of the enable ff outputs at reset time |
| INPUT_SEL | 0-3 | Ram | 00-1f | 1b | Clock mux main input selector |
| TEST_SYN_ENOUT_SELECT | 0-3 | Mux | <ul style="list-style-type: none"> core_en pre_synenb | pre_synenb | TODO |
| DYNAMIC_CLK_SELECT | | Bool | t/f | f | TODO |
| PLL_FEEDBACK_ENABLE_0 | | Mux | <ul style="list-style-type: none"> vcc pll_mcmt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_1 | | Mux | <ul style="list-style-type: none"> vcc pll_mcmt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_2 | | Mux | <ul style="list-style-type: none"> vcc pll_mcmt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_3 | | Mux | <ul style="list-style-type: none"> vcc pll_mcmt0 | vcc | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-------------------------------|
| BURSTCNT | | 0-2 | GOUT | p | TODO |
| CLKFBOUT | | 0-2 | GCLKFB | ? | TODO |
| CLKIN | | 0-3 | DCMUX | p | Routing grid clock inputs |
| CLKOUT | 0-3 | | GCLK | ? | Clock mux clock grid driver |
| ENABLE | 0-3 | | GOUT | p | Clock enable |
| SWITCHCLK | 0-3 | | GIN | i | TODO |
| SWITCHIN | 0-3 | 0-1 | GOUT | p | Dynamic clock selection input |
| SYN_EN | 0-3 | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|----------------------|-------------------------------------|
| CLKPIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-3 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-11 | < | FPLL:PLLCOUT | TODO |
| PLLIN | | 4-7 | < | HPS_CLOCKS:S2F_CLK_T | TODO |
| PLLMIN | | 0, 2-3 | < | FPLL:PLLMOUT0 | TODO |

2.3.4 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

| cmuxcr | 0 | 1 | 2 | 3 | 4 | 5 |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|
| 00 | PLLIN.0 | PLLIN.1 | PLLIN.8 | PLLIN.9 | PLLIN.16 | PLLIN.17 |
| 01 | PLLIN.2 | PLLIN.3 | PLLIN.10 | PLLIN.11 | PLLIN.10 | PLLIN.1 |
| 02 | PLLIN.4 | PLLIN.5 | PLLIN.12 | PLLIN.13 | PLLIN.12 | PLLIN.3 |
| 03 | PLLIN.6 | PLLIN.7 | PLLIN.14 | PLLIN.15 | PLLIN.14 | PLLIN.5 |
| 04 | ICLK_SEL.0 | ICLK_SEL.0 | ICLK_SEL.0 | ICLK_SEL.0 | ICLK_SEL.0 | ICLK_SEL.0 |
| 05 | ICLK_SEL.1 | ICLK_SEL.1 | ICLK_SEL.1 | ICLK_SEL.1 | ICLK_SEL.1 | ICLK_SEL.1 |
| 06 | ICLK_SEL.2 | ICLK_SEL.2 | ICLK_SEL.2 | ICLK_SEL.2 | ICLK_SEL.2 | ICLK_SEL.2 |
| 07 | ICLK_SEL.3 | ICLK_SEL.3 | ICLK_SEL.3 | ICLK_SEL.3 | ICLK_SEL.3 | ICLK_SEL.3 |
| 08 | CLKPIN_SEL.0 | CLKPIN_SEL.0 | CLKPIN_SEL.0 | CLKPIN_SEL.0 | CLKPIN_SEL.0 | CLKPIN_SEL.0 |
| 09 | CLKPIN_SEL.1 | CLKPIN_SEL.1 | CLKPIN_SEL.1 | CLKPIN_SEL.1 | CLKPIN_SEL.1 | CLKPIN_SEL.1 |
| 0a | NCLKPIN_SEL.0 | NCLKPIN_SEL.0 | NCLKPIN_SEL.0 | NCLKPIN_SEL.0 | NCLKPIN_SEL.0 | NCLKPIN_SEL.0 |
| 0b | NCLKPIN_SEL.1 | NCLKPIN_SEL.1 | NCLKPIN_SEL.1 | NCLKPIN_SEL.1 | NCLKPIN_SEL.1 | NCLKPIN_SEL.1 |
| 0c | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 |
| 0d | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 |
| 0f | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 | DEFAULT.0 |

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|--|---------|--|
| CLKPIN_SEL_0 | 0-5 | Num | <ul style="list-style-type: none"> 0 2 | 0 | Selects between CLKPIN inputs |
| CLKPIN_SEL_1 | 0-5 | Num | <ul style="list-style-type: none"> 1 3 | 1 | Selects between CLKPIN inputs |
| ENABLE_REGISTER_MODE | 0-5 | Mux | <ul style="list-style-type: none"> enout reg1_enout reg2_enout vcc | vcc | Enable line buffering mode |
| ENABLE_REGISTER_POWER_UP | 0-5 | Num | <ul style="list-style-type: none"> 0-1 | 1 | Value of the enable ff outputs at reset time |
| INPUT_SEL | 0-5 | Ram | 0-f | f | Clock mux main input selector |
| NCLKPIN_SEL_0 | 0-5 | Num | <ul style="list-style-type: none"> 0 2 | 0 | Selects between NCLKPIN inputs |
| NCLKPIN_SEL_1 | 0-5 | Num | <ul style="list-style-type: none"> 1 3 | 1 | Selects between NCLKPIN inputs |
| PLL_FEEDBACK_ENABLE_0 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_1 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| ICLK_SEL | 0-3 | Ram | 00-1f | 1f | Selects between ICLK inputs |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-----------------------------|
| CLKIN | | 0-3 | DCMUX | p | Routing grid clock inputs |
| CLKOUT | 0-5 | | RCLK | ? | Clock mux clock grid driver |
| ENABLE | 0-5 | | GOUT | p | Clock enable |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|------------------------|-------------------------------------|
| CLKPIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| ICLK | | 22-25 | < | HSSI:PMA_IQTXRXCLK_PLD | TODO |
| ICLK | | 0-3 | < | HSSI:PMA_REF_IQCLK_OUT | TODO |
| ICLK | | 11-14 | < | HSSI:PMA_RX_IQCLK_OUT | TODO |
| NCLKPIN | | 0-3 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-17 | < | FPLL:PLLCOUT | TODO |
| PLLMIN | | 0-1 | < | FPLL:PLLMOUT0 | TODO |

2.3.5 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

| cmuxr0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | |
|--------|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------------|
| 00 | PLLIN.6 | PLLIN.1 | PLLIN.6 | PLLIN.1 | PLLIN.6 | PLLIN.1 | PLLIN.6 | PLLIN.1 | PLLIN.6 | PLLIN.1 | PLLIN.6 | PLLIN.13 |
| 01 | PLLIN.4 | PLLIN.1 | PLLIN.4 | PLLIN.1 | PLLIN.4 | PLLIN.1 | PLLIN.4 | PLLIN.1 | PLLIN.4 | PLLIN.1 | PLLIN.4 | PLLIN.11 |
| 02 | PLLIN.2 | PLLIN.9 | PLLIN.2 | PLLIN.9 | PLLIN.2 | PLLIN.9 | PLLIN.2 | PLLIN.9 | PLLIN.2 | PLLIN.9 | PLLIN.2 | PLLIN.9 |
| 03 | PLLIN.0 | PLLIN.7 | PLLIN.0 | PLLIN.7 | PLLIN.0 | PLLIN.7 | PLLIN.0 | PLLIN.7 | PLLIN.0 | PLLIN.7 | PLLIN.0 | PLLIN.7 |
| 04 | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 | CLKIN.0 | CLKIN.2 |
| 05 | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 | CLKIN.1 | CLKIN.3 |
| 06 | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN | CLKPIN_SEL.11 |
| 07 | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN | NCLKPIN_SEL.11 |
| 08 | ICLK_SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K | SHC10K_SEL.4 |
| 09 | ICLK_SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K | SHC11K_SEL.5 |
| 0a | ICLK_SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K | SHC12K_SEL.6 |
| 0b | ICLK_SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K | SHC13K_SEL.7 |
| 0c | PLLIN.1 | PLLIN.5 | PLLIN.1 | PLLIN.5 | PLLIN.1 | PLLIN.5 | PLLIN.1 | PLLIN.5 | PLLIN.1 | PLLIN.5 | PLLIN.1 | PLLIN.5 |
| 0d | PLLIN.1 | PLLIN.3 | PLLIN.1 | PLLIN.3 | PLLIN.1 | PLLIN.3 | PLLIN.1 | PLLIN.3 | PLLIN.1 | PLLIN.3 | PLLIN.1 | PLLIN.3 |
| 0e | PLLIN.8 | PLLIN.1 | PLLIN.8 | PLLIN.1 | PLLIN.8 | PLLIN.1 | PLLIN.8 | PLLIN.1 | PLLIN.8 | PLLIN.1 | PLLIN.8 | PLLIN.1 |
| 0f | PLLIN.1 | PLLIN.2 | PLLIN.1 | PLLIN.2 | PLLIN.1 | PLLIN.2 | PLLIN.1 | PLLIN.2 | PLLIN.1 | PLLIN.2 | PLLIN.1 | PLLIN.2 |
| 10 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.2 | PLLIN.25 |
| 11 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.1 | PLLIN.19 |
| 13 | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT | DE-FAULT |

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|---|---------|--|
| CLKPIN_SEL | 0-11 | Mux | <ul style="list-style-type: none"> pina pinb | pina | Selects between CLKPIN inputs |
| ENABLE_REGISTER_MODE | 0-11 | Mux | <ul style="list-style-type: none"> enout reg1_enout reg2_enout vcc | vcc | Enable line buffering mode |
| ENABLE_REGISTER_POWER_UP | 0-11 | Num | <ul style="list-style-type: none"> 0-1 | 1 | Value of the enable ff outputs at reset time |
| INPUT_SEL | 0-11 | Ram | 00-1f | 13 | Clock mux main input selector |
| NCLKPIN_SEL | 0-11 | Mux | <ul style="list-style-type: none"> npina npinb | npina | Selects between NCLKPIN inputs |
| FEEDBACK_DRIVER_SELECT_0 | | Mux | <ul style="list-style-type: none"> vcc or-phan_pll_mcnto0 or-phan_pll_mcnto1 or-phan_pll_mcnto2 | vcc | TODO |
| FEEDBACK_DRIVER_SELECT_1 | | Mux | <ul style="list-style-type: none"> vcc or-phan_pll_mcnto0 or-phan_pll_mcnto1 or-phan_pll_mcnto2 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_0 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_1 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| ICLK_SEL | 0-7 | Ram | 00-1f | 1f | Selects between ICLK inputs |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-----------------------------|
| CLKFBIN | | 0-3 | DCMUX | p | TODO |
| CLKFBOUT | | 0-1 | RCLKFB | ? | TODO |
| CLKIN | | 0-3 | DCMUX | p | Routing grid clock inputs |
| CLKOUT | 0-11 | | RCLK | ? | Clock mux clock grid driver |
| ENABLE | 0-11 | | GOUT | p | Clock enable |

| Port Name | In-stance | Port bits | Dir | Remote port | Documentation |
|-----------|-----------|------------|-----|------------------------|-------------------------------------|
| CLKPIN | | 0-7 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| ICLK | | 22-25 | < | HSSI:PMA_IQTXRXCLK_PLD | TODO |
| ICLK | | 0-3 | < | HSSI:PMA_REF_IQCLK_OUT | TODO |
| ICLK | | 11-14 | < | HSSI:PMA_RX_IQCLK_OUT | TODO |
| NCLKPIN | | 0-7 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-25 | < | FPLL:PLLCOUT | TODO |
| PLLIN | | 0-6, 20-21 | < | HPS_CLOCKS:S2F_CLK_R | TODO |

2.3.6 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

| cmuxvr | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | | |
|--------|------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------|
| 00 | PLL | IR16 | IR17 | IR18 | IR17 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR18 | IR17 | IR10 | IR11 | IR12 | IR13 | IR14 | IN.5 |
| 01 | PLL | IR18 | IR15 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR18 | IR15 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IN.7 |
| 02 | PLL | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR18 | IR10 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR18 | IN.0 |
| 04 | CLK | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IKL2 | IKL0 | IN.2 |
| 05 | CLK | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IKL3 | IKL1 | IN.3 |
| 06 | CLK | IRN1 | IRN3 | IRN3 | IRN0 | IRN2 | IRN3 | IRN0 | IRN2 | IRN3 | IRN3 | IRN0 | IRN2 | IRN3 | IRN3 | IRN0 | IRN2 | IRN3 | IRN3 | IRN0 | PIN.3 |
| 07 | NCL | IRN1 | IRN3 | IRN3 | IRN0 | IRN2 | IRN3 | IRN0 | IRN2 | IRN3 | IRN3 | IRN0 | IRN2 | IRN3 | IRN3 | IRN0 | IRN2 | IRN3 | IRN3 | IRN0 | PIN.3 |
| 08 | PLL | IR15 | IR16 | IR17 | IR16 | IR19 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR16 | IR19 | IR10 | IR11 | IR12 | IR13 | IN.14 |
| 09 | PLL | IR17 | IR14 | IR19 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR14 | IR19 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IN.16 |
| 0a | PLL | IR19 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IR19 | IR19 | IR10 | IR11 | IR12 | IR13 | IR14 | IR15 | IR16 | IR17 | IN.9 |
| 0b | DE- FAU | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | DE- THA0 | LT.0 |
| 0c | PLL | IR18 | IR20 | IR22 | IR18 | IR19 | IR21 | IR23 | IR18 | IR20 | IR22 | IR18 | IR20 | IR22 | IR18 | IR19 | IR21 | IR23 | IR18 | IR20 | IN.22 |
| 0d | PLL | IR19 | IR21 | IR23 | IR24 | IR20 | IR22 | IR24 | IR19 | IR21 | IR23 | IR19 | IR21 | IR23 | IR24 | IR20 | IR22 | IR24 | IR19 | IR21 | IN.23 |
| 0e | PLL | IR25 | IR27 | IR29 | IR25 | IR26 | IR28 | IR30 | IR25 | IR27 | IR29 | IR25 | IR27 | IR29 | IR25 | IR26 | IR28 | IR30 | IR25 | IR27 | IN.29 |
| 0f | PLL | IR26 | IR28 | IR30 | IR31 | IR27 | IR29 | IR31 | IR26 | IR28 | IR30 | IR26 | IR28 | IR30 | IR31 | IR27 | IR29 | IR31 | IR26 | IR28 | IN.30 |

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|--|---------|--|
| ENABLE_REGISTER_MODE | 0-19 | Mux | <ul style="list-style-type: none"> enout reg1_enout reg2_enout vcc | vcc | Enable line buffering mode |
| ENABLE_REGISTER_POWER_UP | 0-19 | Num | <ul style="list-style-type: none"> 0-1 | 1 | Value of the enable ff outputs at reset time |
| INPUT_SEL | 0-19 | Ram | 0-f | b | Clock mux main input selector |
| PLL_FEEDBACK_ENABLE_0 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |
| PLL_FEEDBACK_ENABLE_1 | | Mux | <ul style="list-style-type: none"> vcc pll_mcnt0 | vcc | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-----------------------------|
| CLKIN | | 0-3 | DCMUX | p | Routing grid clock inputs |
| CLKOUT | 0-19 | | RCLK | ? | Clock mux clock grid driver |
| ENABLE | 0-19 | | GOUT | p | Clock enable |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|----------------------|-------------------------------------|
| CLKPIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-3 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-24 | < | FPLL:PLLCOUT | TODO |
| PLLIN | | 9-17 | < | HPS_CLOCKS:S2F_CLK_T | TODO |

2.3.7 CMUXP

The CMUXP drive two PCLK each. They seem to be very different than the others and are not understood yet.

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-----------------------------|
| CLKIN | 0-1 | | DCMUX | i | Routing grid clock input |
| CLKOUT | 0-1 | 0-1 | PCLK | i | Clock mux clock grid driver |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|----------------------------------|---------------|
| CLKIN | 0 | | < | HSSI:PMA_C_PCLK | TODO |
| CLKIN | 0 | | < | HSSI:SMRT_PACK_PLD_8G_RX_CLK_OUT | TODO |
| CLKIN | 0 | | < | HSSI:SMRT_PACK_PLD_8G_TX_CLK_OUT | TODO |

2.4 Peripheral logic blocks

2.4.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------------|----------|------|---|---------|---------------|
| IOCSR_STD | 0-3 | Mux | <ul style="list-style-type: none"> nvr_high nvr_low vr dis | | TODO |
| OUT-PUT_DUTY_CYCLE_DELAY_FALL | 0-3 | Bool | t/f | f | TODO |
| OUT-PUT_DUTY_CYCLE_DELAY_PS | 0-3 | Num | <ul style="list-style-type: none"> 0 50 100 150 | 0 | TODO |
| OUT-PUT_DUTY_CYCLE_DELAY_RISE | 0-3 | Bool | t/f | f | TODO |
| PLL_SELECT | 0-3 | Mux | <ul style="list-style-type: none"> codin pll | codin | TODO |
| SLEW_RATE_SLOW | 0-3 | Bool | t/f | f | TODO |
| TERMINATION_CONTROL | 0-3 | Mux | <ul style="list-style-type: none"> regio rupdn | regio | TODO |
| TERMINATION_CONTROL_SHIFT | 0-3 | Bool | t/f | f | TODO |
| TERMINATION_MODE | 0-3 | Mux | <ul style="list-style-type: none"> pds rs_static rt_pds_dynamic rt_rs_dynamic rt_static | pds | TODO |
| USE_BUS_HOLD | 0-3 | Bool | t/f | f | TODO |
| USE_OPEN_DRAIN | 0-3 | Bool | t/f | f | TODO |
| USE_PCI_DIODE_CLAMP | 0-3 | Bool | t/f | f | TODO |
| USE_WEAK_PULLUP | 0-3 | Bool | t/f | | TODO |
| DRIVE_STRENGTH | 0-3 | Mux | <ul style="list-style-type: none"> off prog_gnd prog_pwr lvds_1r lvds_3r v3p0_pci_pcix v3p0_lvttl_4ma v3p0_lvttl_8ma v3p0_lvttl_12ma v3p0_lvttl_16ma v3p3_lvttl_4ma v3p0_lvcmos_4ma | | TODO |
| 36 | | | <ul style="list-style-type: none"> Chapter 2. CycloneV internals description | | |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| ACLR | 0-3 | | GOUT | p | TODO |
| BSLIPMAX | 0-3 | | GIN | i | TODO |
| CEIN | 0-3 | | GOUT | p | TODO |
| CEOUT | 0-3 | | GOUT | p | TODO |
| CLKIN | 0-3 | 0-1 | DCMUX | p | TODO |
| CLKOUT | 0-3 | 0-1 | DCMUX | p | TODO |
| DATAIN | 0-3 | 0-4 | GIN | i | TODO |
| DATAOUT | 0-3 | 0-3 | GOUT | p | TODO |
| OEIN | 0-3 | 0-1 | GOUT | p | TODO |
| SCLR | 0-3 | | GOUT | p | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|------------|----------|-----------|-----|-----------------------|---|
| | 0-3 | | < | DQS16 | TODO |
| ACLR | 0-3 | | < | HMC:PHYDDIOADDRACLR | TODO |
| ACLR | 0-2 | | < | HMC:PHYDDIOBAACLR | TODO |
| ACLR | 2 | | < | HMC:PHYDDIOCASNACLR | TODO |
| ACLR | 2-3 | | < | HMC:PHYDDIOCKEACLR | TODO |
| ACLR | 0-1 | | < | HMC:PHYDDIOCSNACLR | TODO |
| ACLR | 2-3 | | < | HMC:PHYDDIOODTACLR | TODO |
| ACLR | 3 | | < | HMC:PHYDDIORASNACLR | TODO |
| ACLR | 2 | | < | HMC:PHYDDIORESETNACLR | TODO |
| ACLR | 2 | | < | HMC:PHYDDIOWENACLR | TODO |
| BUFFER_IN | 1, 3 | | < | CTRL:SPIDATAOUT | TODO |
| BUFFER_IN | 0 | | < | CTRL:SPIDCLK | TODO |
| BUFFER_IN | 1 | | < | CTRL:SPISCE | TODO |
| BUFFER_OUT | 1, 3 | | > | CTRL:SPIDATAIN | TODO |
| COMBOUT | 0 | | > | CMUXCR:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXCR:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXHG:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXHG:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXHR:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXHR:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXVG:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXVG:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXVR:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXVR:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | FPLL:CLKIN | Raising-edge or differential clock pin to pll |
| COMBOUT | 2 | | > | FPLL:DB_IN0 | TODO |
| COMBOUT | 1 | | > | HSSI:DATAIN | TODO |
| COMBOUT | 1, 3 | | > | HSSI:REFCLKIN | TODO |
| COMBOUT | 2-3 | | > | TERM:RZQIN | TODO |
| DATAIN | 0-3 | 0-3 | > | HMC:DDIOPHYDQDIN | TODO |
| DATAOUT | 0-3 | 0-3 | < | HMC:PHYDDIOADDRDOUT | TODO |
| DATAOUT | 0-2 | 0-3 | < | HMC:PHYDDIOBADOUT | TODO |
| DATAOUT | 2 | 0-3 | < | HMC:PHYDDIOCASNOUT | TODO |
| DATAOUT | 0 | 0-3 | < | HMC:PHYDDIOCKDOUT | TODO |
| DATAOUT | 2-3 | 0-3 | < | HMC:PHYDDIOCKEDOUT | TODO |
| DATAOUT | 1 | 0-3 | < | HMC:PHYDDIOCKNDOUT | TODO |

continues on next page

Table 6 – continued from previous page

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-----------------------|---------------|
| DATAOUT | 0-1 | 0-3 | < | HMC:PHYDDIOCSNDOUT | TODO |
| DATAOUT | 2 | 0-3 | < | HMC:PHYDDIODMDOUT | TODO |
| DATAOUT | 0-3 | 0-3 | < | HMC:PHYDDIODQDOUT | TODO |
| DATAOUT | 1 | 0-3 | < | HMC:PHYDDIODQSBDOUT | TODO |
| DATAOUT | 0 | 0-3 | < | HMC:PHYDDIODQSDOUT | TODO |
| DATAOUT | 2-3 | 0-3 | < | HMC:PHYDDIODTDTOUT | TODO |
| DATAOUT | 3 | 0-3 | < | HMC:PHYDDIORASNDOUT | TODO |
| DATAOUT | 2 | 0-3 | < | HMC:PHYDDIORESETNDOUT | TODO |
| DATAOUT | 2 | 0-3 | < | HMC:PHYDDIOWENDOUT | TODO |
| DATAOUT | 1 | 0 | < | HSSI:DATAOUT | TODO |
| OEIN | 0-3 | 0-1 | < | HMC:PHYDDIODQOE | TODO |
| OEIN | 1 | 0-1 | < | HMC:PHYDDIODQSBOE | TODO |
| OEIN | 0 | 0-1 | < | HMC:PHYDDIODQSOE | TODO |
| PLLDIN | 2-3 | | < | FPLL:EXTCLK | TODO |

2.4.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------------------|----------|------|--|---------|---------------|
| ADDR_DQS_DELAY_CHAIN_LENGTH | | Num | 0-3 | 0 | TODO |
| DE-LAY_CHAIN_CONTROL_INPUT | | Mux | <ul style="list-style-type: none"> dll1in dll2in core_in sel_0 | dll1in | TODO |
| DE-LAY_CHAIN_LATCHES_BYPASS | | Bool | t/f | f | TODO |
| DFT_RB_RSCAN_OVRD_REG_EN | | Bool | t/f | f | TODO |
| DFT_RB_RSCAN_OVRD_TDF_EN | | Bool | t/f | f | TODO |
| DQS_BUS_WIDTH | | Num | <ul style="list-style-type: none"> 0 8 16 32 | 8 | TODO |
| DQS_DELAY_CHAIN_PWDOWN_DEF_DIS | | Bool | t/f | t | TODO |
| DQS_DELAY_CHAIN_PWDOWN_QS16_DEF_DIS | | Bool | t/f | f | TODO |
| DQS_DELAY_CHAIN_RB_ADDI_EN | | Bool | t/f | f | TODO |
| DQS_DELAY_CHAIN_RB_CO | | Ram | 0-3 | 3 | TODO |
| DQS_DELAY_CHAIN_TWO_DLY_EN | | Bool | t/f | t | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|----------|------|---|------------|---------------|
| DQS_ENABLE_SEL | | Mux | <ul style="list-style-type: none"> combi_pst pst ht_pst pst_ena | combi_pst | TODO |
| DQS_PHASE_TRANSFER_NEG_EN | | Bool | t/f | f | TODO |
| DQS_POSTAMBLE_EN | | Bool | t/f | f | TODO |
| DQS_POSTAMBLE_NEJ_SEL | | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| DQS_PWR_SVG_EN | | Bool | t/f | t | TODO |
| HR_CLK_PST_INV | | Bool | t/f | t | TODO |
| HR_CLK_PST_SEL | | Mux | <ul style="list-style-type: none"> dqs_clkout seq_hr_clk | seq_hr_clk | TODO |
| PST_DQS_CLK_INV_PHASE_INV | | Bool | t/f | f | TODO |
| PST_DQS_CLK_INV_PHASE_SEL | | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| PST_DQS_DELAY_CHAIN_LENGTH | | Ram | 0-3 | 0 | TODO |
| PST_USE_PHASECTRLIN | | Bool | t/f | f | TODO |
| RBT_BYPASS_VAL | | Ram | 0-1 | 0 | TODO |
| RBT_NEJ_OCT_HALF_EN | | Bool | t/f | f | TODO |
| RB_2X_CLK_DQS_EN | | Bool | t/f | f | TODO |
| RB_2X_CLK_DQS_INV | | Bool | t/f | | TODO |
| RB_2X_CLK_OCT_EN | | Bool | t/f | f | TODO |
| RB_2X_CLK_OCT_INV | | Bool | t/f | f | TODO |
| RB_ACLR_LFIFO_EN | | Bool | t/f | | TODO |
| RB_ACLR_PST_EN | | Bool | t/f | f | TODO |
| RB_BYP_OCT_SEL | | Mux | <ul style="list-style-type: none"> combi reg reg_2x bypass_val | bypass_val | TODO |
| RB_CLK_AC_EN | | Bool | t/f | f | TODO |
| RB_CLK_AC_INV | | Bool | t/f | t | TODO |
| RB_CLK_DQ_EN | | Bool | t/f | f | TODO |
| RB_CLK_HR_EN | | Bool | t/f | f | TODO |
| RB_CLK_OP_EN | | Bool | t/f | f | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|---|-----------|---------------|
| RB_CLK_OP_SEL | | Mux | <ul style="list-style-type: none"> clk0 delay_clk | clk0 | TODO |
| RB_CLK_PST_EN | | Bool | t/f | f | TODO |
| RB_FIFO_WEN_EN | | Bool | t/f | f | TODO |
| RB_FR_CLK_OCT_EN | | Bool | t/f | f | TODO |
| RB_FR_CLK_OCT_INV | | Bool | t/f | f | TODO |
| RB_FR_CLK_OCT_SEL | | Mux | <ul style="list-style-type: none"> clk_out_1 seq_hr_clk | clk_out_1 | TODO |
| RB_HR_BYPASS_CFF_EN | | Bool | t/f | t | TODO |
| RB_HR_BYPASS_SEL_IPEN | | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| RB_HR_CLK_OCT_EN | | Bool | t/f | f | TODO |
| RB_HR_CLK_OCT_INV | | Bool | t/f | f | TODO |
| RB_HR_CLK_OCT_SEL | | Mux | <ul style="list-style-type: none"> clk_out_1 seq_hr_clk | clk_out_1 | TODO |
| RB_LFIFO | | Ram | 32 bits | 0 | TODO |
| RB_LFIFO_BYPASS | | Bool | t/f | | TODO |
| RB_LFIFO_OCT_EN | | Bool | t/f | t | TODO |
| RB_LFIFO_PHY_CLK_INV | | Bool | t/f | f | TODO |
| RB_LFIFO_PHY_CLK_SEL | | Ram | 0-1 | 0 | TODO |
| RB_T11_GATING_SEL_CFF | | Ram | 00-1f | 0 | TODO |
| RB_T11_GATING_SEL_IPEN | | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| RB_T11_UNGATING_SEL_CFF | | Ram | 00-1f | 0 | TODO |
| RB_T11_UNGATING_SEL_IPEN | | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| RB_T7_DQS_SEL_DQS_IPEN | | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| RB_T7_SEL_IREG_CFF_DELAY | | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_OCT_CFF | | Ram | 00-1f | 0 | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------|----------|------|--|---------|---------------|
| RB_T9_SEL_OCT_IPEN | | Mux | <ul style="list-style-type: none"> • cff • ip_sc | cff | TODO |
| RB_VFIFO_EN | | Bool | t/f | f | TODO |
| RDFT_ITG_XOR_EN | | Bool | t/f | f | TODO |
| RX-CLK_01_SEL | | Ram | 0-1 | 0 | TODO |
| RX-CLK_45_SEL | | Ram | 0-1 | 0 | TODO |
| RX-CLK_89_SEL | | Ram | 0-1 | 0 | TODO |
| RX-CLK_CD_SEL | | Ram | 0-1 | 0 | TODO |
| TX-CLK_23_SEL | | Ram | 0-1 | 0 | TODO |
| TX-CLK_67_SEL | | Ram | 0-1 | 0 | TODO |
| TX-CLK_AB_SEL | | Ram | 0-1 | 0 | TODO |
| TX-CLK_EF_SEL | | Ram | 0-1 | 0 | TODO |
| UP-DATE_ENABLE_INPUT | | Mux | <ul style="list-style-type: none"> • sel1 • sel2 • core • sel0 | sel1 | TODO |
| BITSLIP_CFG | 0-15 | Num | <ul style="list-style-type: none"> • 1-11 | 1 | TODO |
| CE_OEREG_TIEOFF_EN | | Bool | t/f | f | TODO |
| CE_OUTREG_TIEOFF_EN | | Bool | t/f | f | TODO |
| DDIO_OE_EN | 0-15 | Bool | t/f | f | TODO |
| DQS_CLK_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • clkout0 • dq_clk • dqs_clk • addr_clk | clkout0 | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------|----------|------|---|--------------|---------------|
| FIFO_MODE_SEL0-15 | | Mux | <ul style="list-style-type: none"> • fifo_hr_mode • fifo_fr_mode • bit-slip_mode • des_bs_input • des_io_input • ser_output | fifo_hr_mode | TODO |
| FIFO_RCLK_IPEN0-15 | | Mux | <ul style="list-style-type: none"> • cff • ip_sc | cff | TODO |
| FIFO_RCLK_SEL 0-15 | | Mux | <ul style="list-style-type: none"> • clkln1 • dqs_clk • seq_hr_clk • vcc | vcc | TODO |
| IN-PUT_PATH_CE_IN | 0-15 | Bool | t/f | f | TODO |
| IN-PUT_REG0_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_bypass • sel_group_fifo0 • sel_cdatamxin0 • sel_cdatamxin5 | sel_bypass | TODO |
| IN-PUT_REG1_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_bypass • sel_group_fifo1 • sel_cdatamxin1 • sel_cdatamxin6 | sel_bypass | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------|----------|------|---|------------|---------------|
| IN-PUT_REG2_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_bypass • sel_group_fifo2 • sel_cdatamxin2 • sel_cdatamxin7 | sel_bypass | TODO |
| IN-PUT_REG3_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_bypass • sel_group_fifo3 • sel_cdatamxin3 • sel_cdatamxin8 | sel_bypass | TODO |
| IN-PUT_REG4_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_bypass • sel_locked_dpa • sel_cdatamxin4 • sel_cdatamxin9 | sel_bypass | TODO |
| IN-REG_POWER_UP_STATE | 0-15 | Ram | 0-1 | 0 | TODO |
| IN-REG_SCLR_EN | 0-15 | Bool | t/f | f | TODO |
| IN-REG_SCLR_VAL | 0-15 | Ram | 0-1 | 0 | TODO |
| IOREG_PWR_SVC_EN | 0-15 | Bool | t/f | t | TODO |
| IP_SC_OR_FIFO_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • cff • ip_sc | cff | TODO |
| IR_FIFO_RCLK_EN | 0-15 | Bool | t/f | f | TODO |
| IR_FIFO_TCLK_EN | 0-15 | Bool | t/f | f | TODO |
| OEREG_ACLR_EN | 0-15 | Bool | t/f | f | TODO |
| OEREG_CLK_IN | 0-15 | Bool | t/f | f | TODO |
| OEREG_HR_CLK_EN | 0-15 | Bool | t/f | f | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------|----------|------|--|-------------|---------------|
| OEREG_OUTPUT_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_oe0 • sel_1x • sel_1x_delay • sel_2x | sel_oe0 | TODO |
| OEREG_POWER_UP_STATE | 0-1 | Ram | 0-1 | 0 | TODO |
| OEREG_SCLR_DEREG | 0-1 | Ram | 0-1 | 0 | TODO |
| OEREG_SCLR_EN | 0-15 | Bool | t/f | f | TODO |
| OE_2X_CLK_EN | 0-15 | Bool | t/f | f | TODO |
| OE_2X_CLK_INV | 0-15 | Bool | t/f | f | TODO |
| OE_HALF_RATE_BYPASS | 0-1 | Bool | t/f | t | TODO |
| OE_HALF_RATE_OPEN | 0-15 | Mux | <ul style="list-style-type: none"> • cff • ip_sc | cff | TODO |
| OUT-REG_MODE_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sdr • ddr | sdr | TODO |
| OUT-REG_OUTPUT_SEL | 0-15 | Mux | <ul style="list-style-type: none"> • sel_iodout0 • sel_sdr • sel_sdr_delay • sel_2xcff | sel_iodout0 | TODO |
| OUT-REG_POWER_UP_STATE | 0-15 | Ram | 0-1 | 0 | TODO |
| OUT-REG_SCLR_EN | 0-15 | Bool | t/f | f | TODO |
| OUT-REG_SCLR_VAL | 0-15 | Ram | 0-1 | 0 | TODO |
| RBE_HRATE_CLK_SEL | 0-1 | Mux | <ul style="list-style-type: none"> • clkout1 • hr_clk | clkout1 | TODO |
| RBOE_LVL_FR_CLK5EN | 0-1 | Bool | t/f | f | TODO |
| RBOE_LVL_FR_CLK5INV | 0-1 | Bool | t/f | f | TODO |
| RB_FIFO_WCLK_EN5 | 0-15 | Bool | t/f | f | TODO |
| RB_FIFO_WCLK_INV5 | 0-15 | Bool | t/f | f | TODO |
| RB_FIFO_WCLK_SEL5 | 0-15 | Mux | <ul style="list-style-type: none"> • clkin0 • dqs_bus | clkin0 | TODO |
| RB_IREG_TIT1_BYPASS_EN | 0-1 | Bool | t/f | f | TODO |
| RB_OEO_INV | 0-15 | Bool | t/f | t | TODO |

continues on next page

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------|----------|------|---|---------|---------------|
| RB_T1_SEL_IREF | 0-15 | Ram | 00-1f | 0 | TODO |
| RB_T1_SEL_IREF | 0-15 | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| RB_T9_SEL_EREC | 0-15 | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_EREC | 0-15 | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| RB_T9_SEL_OREC | 0-15 | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_OREC | 0-15 | Mux | <ul style="list-style-type: none"> cff ip_sc | cff | TODO |
| SET_T3_FOR_CDATA | 0-15 | Ram | 0-7 | 0 | TODO |
| SET_T3_FOR_CDATA | 0-15 | Ram | 0-7 | 0 | TODO |
| TX-OUT_FCLK_SEL | 0-15 | Mux | <ul style="list-style-type: none"> txout fclk | txout | TODO |
| USE_CLR_INREG | 0-15 | Bool | t/f | f | TODO |
| USE_CLR_OUTREG | 0-15 | Bool | t/f | f | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|---------------------|----------|-----------|-----------------|----------|---------------|
| ACLR_FIFOCTRL | | | GOUT | p | TODO |
| ACLR_PSTAMBLE | | | GOUT | p | TODO |
| CLK | | | DCMUX | p | TODO |
| CLKOUT | | 0-1 | DCMUX | p | TODO |
| CORE_DELAY_CTRL | | 0-6 | GOUT | p | TODO |
| CORE_DQS_UPDATE_ENA | | | GOUT | p | TODO |
| DIN | | | GOUT | p | TODO |
| DOUT | | | GIN | i | TODO |
| DQS_SAMPLE | | | GIN | i | TODO |
| EN | | 0-16 | GOUT | p | TODO |
| FIFO_CORE_RESET | | | GOUT | p | TODO |
| INCR_VFIFO | | 0-1 | GOUT | p | TODO |
| OCT | | 0-1 | GOUT | p | TODO |
| POSTAMBLE | | 0-1 | GOUT | p | TODO |
| QVALID | | | GIN | i | TODO |
| RDATA_EN | | 0-1 | GOUT | p | TODO |
| RDATA_VALID | | | GIN | i | TODO |
| RD_LATENCY | | 0-4 | GOUT | p | TODO |
| UPDATE | | | GOUT | p | TODO |

| Port Name | In-stance | Port bits | Dir | Remote port | Documenta-tion |
|-----------------|-----------|-----------|-----|---------------------------------|----------------|
| | 0-15 | | > | GPIO | TODO |
| ACLR_FIFCTRL | | | < | HMC:PHYDDIODQSLOGICACLRFIFCTRL | TODO |
| ACLR_PSTAMBLE | | | < | HMC:PHYDDIODQSLOGICACLRPSTAMBLE | TODO |
| DELAY_CTRL_IN | 1-2 | 0-6 | < | DLL:DELAY_CTRL_OUT | TODO |
| DQS_2X_CLK_X | | | < | LVL:LDC_CLKOUT | TODO |
| DQS_CLK_X | | 0-3 | < | LVL:LDC_CLKOUT | TODO |
| DQS_UPDATE_ENA | 1-2 | | < | DLL:DQS_UPDATE | TODO |
| DQ_CLK_X | | | < | LVL:LDC_CLKOUT | TODO |
| FIFO_CORE_RESET | | | < | HMC:PHYDDIODQSLOGICFIFORESET | TODO |
| INCR_VFIFO | | 0-1 | < | HMC:PHYDDIODQSLOGICINCWRPTR | TODO |
| NOCT | | 0-1 | < | HMC:PHYDDIODQSLOGICOCT | TODO |
| NPOSTAMBLE | | 0-1 | < | HMC:PHYDDIODQSLOGICDQSENA | TODO |
| RDATA_EN | | 0-1 | < | HMC:PHYDDIODQSLOGICINCRDATAEN | TODO |
| RDATA_VALID | | | > | HMC:DDIOPHYDQSLOGICRDATAVALID | TODO |
| RD_LATENCY | | 0-4 | < | HMC:PHYDDIODQSLOGICREADLATENCY | TODO |
| SEQ_HR_CLK_X | | | < | LVL:LDC_CLKOUT | TODO |

2.4.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------|----------|------|--------|---------|---------------|
| ATB | | Ram | 0-f | 0 | TODO |
| AUTO_CLK_SW_EN | | Bool | t/f | f | TODO |
| BWCTRL | | Ram | 0-f | 4 | TODO |
| C0_COUT_EN | | Bool | t/f | f | TODO |
| C0_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C1_COUT_EN | | Bool | t/f | f | TODO |
| C1_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C2_COUT_EN | | Bool | t/f | f | TODO |
| C2_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C3_COUT_EN | | Bool | t/f | f | TODO |
| C3_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C4_COUT_EN | | Bool | t/f | f | TODO |
| C5_COUT_EN | | Bool | t/f | f | TODO |
| C6_COUT_EN | | Bool | t/f | f | TODO |
| C7_COUT_EN | | Bool | t/f | f | TODO |
| C8_COUT_EN | | Bool | t/f | f | TODO |
| CLKIN_0_SRC | | Ram | 0-f | 2 | TODO |
| CLKIN_1_SRC | | Ram | 0-f | 3 | TODO |
| CLK_LOSS_EDGE | | Ram | 0-1 | 0 | TODO |
| CLK_LOSS_SW_EN | | Bool | t/f | f | TODO |
| CLK_SW_DELAY | | Ram | 0-7 | 0 | TODO |
| CMP_BUF_DELAY | | Ram | 0-7 | 0 | TODO |
| CP_COMP | | Bool | t/f | f | TODO |
| CP_CURRENT | | Ram | 0-7 | 2 | TODO |
| CTRL_OVERRIDE_SETTING | | Bool | t/f | t | TODO |

continues on next page

Table 8 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------------|----------|------|---------|---------|---------------|
| DLL_SRC | | Ram | 00-1f | 1c | TODO |
| DPADIV_VCOPH_DIV | | Ram | 0-3 | 0 | TODO |
| DPRIO0_BASE_ADDR | | Ram | 00-3f | 0 | TODO |
| DPRIO_DPS_ATPGMODE_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_CLK_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_CSR_TEST_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_ECN_MUX | | Ram | 0-1 | 0 | TODO |
| DPRIO_DPS_RESERVED_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_RST_N_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_SCANEN_INVERT | | Bool | t/f | f | TODO |
| DSM_DITHER | | Ram | 0-3 | 0 | TODO |
| DSM_OUT_SEL | | Ram | 0-3 | 0 | TODO |
| DSM_RESET | | Bool | t/f | f | TODO |
| ECN_BYPASS | | Bool | t/f | f | TODO |
| ECN_TEST_EN | | Bool | t/f | f | TODO |
| FBCLK_MUX_1 | | Ram | 0-3 | 0 | TODO |
| FBCLK_MUX_2 | | Ram | 0-1 | 0 | TODO |
| FORCELOCK | | Bool | t/f | f | TODO |
| FPLL_ENABLE | | Bool | t/f | f | TODO |
| FRACTIONAL_CARRY_OUT | | Ram | 0-3 | 3 | TODO |
| FRACTIONAL_DIVISION_SETTING | | Ram | 32 bits | 0 | TODO |
| FRACTIONAL_VALUE_READY | | Bool | t/f | t | TODO |
| LF_TESTEN | | Bool | t/f | f | TODO |
| LOCK_FILTER_CFG_SETTING | | Ram | 000-fff | 001 | TODO |
| LOCK_FILTER_TEST | | Bool | t/f | f | TODO |
| MANUAL_CLK_SW_EN | | Bool | t/f | f | TODO |
| M_CNT_BYPASS_EN | | Bool | t/f | f | TODO |
| M_CNT_COARSE_DELAY | | Ram | 0-7 | 0 | TODO |
| M_CNT_FINE_DELAY | | Ram | 0-3 | 0 | TODO |
| M_CNT_HI_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| M_CNT_IN_SRC | | Ram | 0-3 | 0 | TODO |
| M_CNT_LO_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| M_CNT_LO_PRESET_SETTING | | Ram | 00-ff | 01 | TODO |
| M_CNT_ODD_DIV_DUTY_EN | | Bool | t/f | f | TODO |
| M_CNT_PH_MUX_PRESET_SETTING | | Ram | 0-7 | 0 | TODO |
| NREVERT_INVERT | | Bool | t/f | f | TODO |
| N_CNT_BYPASS_EN | | Bool | t/f | f | TODO |
| N_CNT_COARSE_DELAY | | Ram | 0-7 | 0 | TODO |
| N_CNT_FINE_DELAY | | Ram | 0-3 | 0 | TODO |
| N_CNT_HI_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| N_CNT_LO_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| N_CNT_ODD_DIV_DUTY_EN | | Bool | t/f | f | TODO |
| PL_AUX_ATB | | Bool | t/f | f | TODO |
| PL_AUX_ATB_COMP_MINUS | | Bool | t/f | f | TODO |
| PL_AUX_ATB_COMP_PLUS | | Bool | t/f | f | TODO |
| PL_AUX_ATB_EN0 | | Bool | t/f | | TODO |
| PL_AUX_ATB_EN0_PRECOMP | | Bool | t/f | | TODO |
| PL_AUX_ATB_EN1 | | Bool | t/f | | TODO |
| PL_AUX_ATB_EN1_PRECOMP | | Bool | t/f | | TODO |

continues on next page

Table 8 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------|----------|------|--------|---------|---------------|
| PL_AUX_ATB_MODE | | Ram | 00-1f | 0 | TODO |
| PL_AUX_BG_KICKSTART | | Bool | t/f | | TODO |
| PL_AUX_BG_POWERDOWN | | Bool | t/f | f | TODO |
| PL_AUX_BYPASS_MODE_CTRL_CURRENT | | Bool | t/f | f | TODO |
| PL_AUX_BYPASS_MODE_CTRL_VOLTAGE | | Bool | t/f | f | TODO |
| PL_AUX_COMP_POWERDOWN | | Bool | t/f | f | TODO |
| PL_AUX_VBGMON_POWERDOWN | | Bool | t/f | | TODO |
| PM_AUX_CAL_CLK_TEST_SEL | | Bool | t/f | f | TODO |
| PM_AUX_CAL_RESULT_STATUS | | Bool | t/f | f | TODO |
| PM_AUX_IQCLK_CAL_CLK_SEL | | Ram | 0-7 | 0 | TODO |
| PM_AUX_RX_IMP | | Ram | 0-3 | 0 | TODO |
| PM_AUX_TERM_CAL | | Bool | t/f | f | TODO |
| PM_AUX_TERM_CAL_RX_OVER_VAL | | Ram | 00-1f | 0 | TODO |
| PM_AUX_TERM_CAL_RX_OVER_VAL_EN | | Bool | t/f | f | TODO |
| PM_AUX_TERM_CAL_TX_OVER_VAL | | Ram | 00-1f | 0 | TODO |
| PM_AUX_TERM_CAL_TX_OVER_VAL_EN | | Bool | t/f | f | TODO |
| PM_AUX_TEST_COUNTER | | Bool | t/f | f | TODO |
| PM_AUX_TX_IMP | | Ram | 0-3 | 0 | TODO |
| REF_BUF_DELAY | | Ram | 0-7 | 0 | TODO |
| REGULATION_BYPASS | | Bool | t/f | f | TODO |
| REG_BOOST | | Ram | 0-7 | 0 | TODO |
| RIPPLECAP_CTRL | | Ram | 0-3 | 0 | TODO |
| SLF_RST | | Ram | 0-3 | 0 | TODO |
| SW_REFCLK_SRC | | Ram | 0-1 | 0 | TODO |
| TCLK_MUX_EN | | Bool | t/f | f | TODO |
| TCLK_SEL | | Ram | 0-1 | 1 | TODO |
| TESTDN_ENABLE | | Bool | t/f | f | TODO |
| TESTUP_ENABLE | | Bool | t/f | f | TODO |
| TEST_ENABLE | | Bool | t/f | f | TODO |
| UNLOCK_FILTER_CFG_SETTING | | Ram | 0-7 | 0 | TODO |
| VC0DIV_OVERRID | | Bool | t/f | t | TODO |
| VCCD0G_ATB | | Ram | 0-3 | 0 | TODO |
| VCCD0G_OUTPUT | | Ram | 0-7 | 0 | TODO |
| VCCD1G_ATB | | Ram | 0-3 | 0 | TODO |
| VCCD1G_OUTPUT | | Ram | 0-7 | 0 | TODO |
| VCCM1G_TAP | | Ram | 0-f | b | TODO |
| VCCR_PD | | Bool | t/f | f | TODO |
| VCO0PH_EN | | Bool | t/f | f | TODO |
| VCO_DIV | | Ram | 0-1 | 1 | TODO |
| VCO_PH0_EN | | Bool | t/f | f | TODO |
| VCO_PH1_EN | | Bool | t/f | f | TODO |
| VCO_PH2_EN | | Bool | t/f | f | TODO |
| VCO_PH3_EN | | Bool | t/f | f | TODO |
| VCO_PH4_EN | | Bool | t/f | f | TODO |
| VCO_PH5_EN | | Bool | t/f | f | TODO |
| VCO_PH6_EN | | Bool | t/f | f | TODO |
| VCO_PH7_EN | | Bool | t/f | f | TODO |
| VCTRL_TEST_VOLTAGE | | Ram | 0-7 | 3 | TODO |
| EXTCLK_CNT_SRC | 0-1 | Ram | 00-1f | 1c | TODO |

continues on next page

Table 8 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------|----------|------|--------|---------|---------------|
| EXTCLK_ENABLE | 0-1 | Bool | t/f | t | TODO |
| EXTCLK_INVERT | 0-1 | Bool | t/f | f | TODO |
| BYPASS_EN | 0-8 | Bool | t/f | f | TODO |
| CNT_COARSE_DELAY | 0-8 | Ram | 0-7 | 0 | TODO |
| CNT_FINE_DELAY | 0-8 | Ram | 0-3 | 0 | TODO |
| CNT_IN_SRC | 0-8 | Ram | 0-3 | 2 | TODO |
| CNT_PH_MUX_PRESET | 0-8 | Ram | 0-7 | 0 | TODO |
| CNT_PRESET | 0-8 | Ram | 00-ff | 01 | TODO |
| DPRI00_CNT_HI_DIV | 0-8 | Ram | 00-ff | 01 | TODO |
| DPRI00_CNT_LO_DIV | 0-8 | Ram | 00-ff | 01 | TODO |
| DPRI00_CNT_ODD_DIV_EVEN_DUTY_EN | 0-8 | Bool | t/f | f | TODO |
| SRC | 0-8 | Bool | t/f | f | TODO |
| LOADEN_COARSE_DELAY | 0-1 | Ram | 0-7 | 0 | TODO |
| LOADEN_ENABLE | 0-1 | Bool | t/f | f | TODO |
| LOADEN_FINE_DELAY | 0-1 | Ram | 0-3 | 0 | TODO |
| LVDSCLK_COARSE_DELAY | 0-1 | Ram | 0-7 | 0 | TODO |
| LVDSCLK_ENABLE | 0-1 | Bool | t/f | f | TODO |
| LVDSCLK_FINE_DELAY | 0-1 | Ram | 0-3 | 0 | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------------|----------|-----------|-----------------|----------|---------------|
| ATPGMODE0 | | | GOUT | p | TODO |
| CLKEN | | 0-1 | GOUT | p | TODO |
| CLKSEL0 | | | GIN | i | TODO |
| CLK_BAD0 | 0-1 | | GIN | i | TODO |
| CNT_SEL0 | | 0-4 | GOUT | p | TODO |
| CORECLK0 | | | PMUX | i | TODO |
| DPRI00_BYTE_EN | | 0-1 | GOUT | p | TODO |
| DPRI00_CLK | | | DCMUX | p | TODO |
| DPRI00_CLK | | | GOUT | p | TODO |
| DPRI00_MDIO_DIS | | | GOUT | p | TODO |
| DPRI00_READ | | | GOUT | p | TODO |
| DPRI00_READDATA | | 0-15 | GIN | i | TODO |
| DPRI00_REG_ADDR | | 0-5 | GOUT | p | TODO |
| DPRI00_RST_N | | | GOUT | p | TODO |
| DPRI00_SER_SHIFT_LOAD | | | GOUT | p | TODO |
| DPRI00_WRITE | | | GOUT | p | TODO |
| DPRI00_WRITEDATA | | 0-15 | GOUT | p | TODO |
| EXTSWITCH0 | | | GOUT | p | TODO |
| FBCLK_IN_L0 | | | DCMUX | p | TODO |
| FBCLK_IN_R0 | | | DCMUX | p | TODO |
| FFPLL_CSR_TEST0 | | | GOUT | p | TODO |
| LOCK0 | | | GIN | i | TODO |
| NRESET0 | | | GOUT | p | TODO |
| PFDEN0 | | | GOUT | p | TODO |
| PHASE_DONE0 | | | GIN | i | TODO |
| PHASE_EN0 | | | GOUT | p | TODO |
| SCANEN0 | | | GOUT | p | TODO |
| UP_DN0 | | | GOUT | p | TODO |

| Port Name | In-stance | Port bits | Dir | Remote port | Documentation |
|------------------|-----------|-----------|-----|-----------------------------|---|
| CLKIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge or differential clock pin to pll |
| DB_IN0 | | | < | GPIO:COMBOUT | TODO |
| DPACLK0_I | | 0 | > | HSSI:PMA_FFPLL_CLK | TODO |
| DPACLK0_I | | 4 | > | HSSI:PMA_FFPLL_CLKB | TODO |
| EXTCLK | | 0-1 | > | GPIO:PLLDIN | TODO |
| FBCLK_FPLL0 | | | < | HSSI:PMA_FBCLK_FFPLL | TODO |
| FBCLK_IN_L0 | | | < | CMUXHG:CLKFBOUT | TODO |
| FBLVDS_IN0 | | | < | CBUF:FBCLKIN | TODO |
| FBLVDS_OUT0 | | | > | CBUF:FBCLKOUT | TODO |
| FPLL0_REF_IQCLK | | | > | HSSI:PMA_FFPLL_REF_IQCLK | TODO |
| IQTXRX-CLK_FPLL0 | | | < | HSSI:PMA_IQTXRXCLK_FFPLL | TODO |
| LOADEN0 | | 0-1 | > | CBUF:LVDS_LOADEN0 | TODO |
| LVDS_CLK0 | | 0-1 | > | CBUF:LVDS_CLK0 | TODO |
| PLLCOUT | | 0-8 | > | CMUXCR:PLLIN | TODO |
| PLLCOUT | | 0-8 | > | CMUXHG:PLLIN | TODO |
| PLLCOUT | | 0-8 | > | CMUXHR:PLLIN | TODO |
| PLLCOUT | | 5-8 | > | CMUXVG:PLLIN | TODO |
| PLLCOUT | | 0-8 | > | CMUXVR:PLLIN | TODO |
| PLLDOUT0 | | | > | DLL:CLOCK | TODO |
| PLLMOUT0 | | | > | CMUXCR:PLLMIN | TODO |
| PLLMOUT0 | | | > | CMUXHG:PLLMIN | TODO |
| PLLMOUT0 | | | > | CMUXVG:PLLMIN | TODO |
| PLL_CAS_OUT1 | | | > | FPLL:PLL_CAS_IN0 | TODO |
| REF-CLK_FPLL0 | | | < | HSSI:PMA_REF_IQCLK_OUT | TODO |
| REF_IQCLK_FPLL0 | | | < | HSSI:PMA_REF_IQCLK_OUT_MUX0 | TODO |
| RX_IQCLK_FPLL0 | | | < | HSSI:PMA_RX_IQCLK_OUT_MUX0 | TODO |

2.4.4 CBUF

| Name | Instance | Type | Values | Default | Documentation |
|------------------|----------|------|--------|---------|---------------|
| EFB_MUX | | Ram | 0-1 | 0 | TODO |
| EFB_MUX_EN | | Bool | t/f | f | TODO |
| EXTCLKOUT_MUX_EN | | Bool | t/f | f | TODO |
| FBIN_MUX | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX0 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX0_EN | 0-1 | Bool | t/f | f | TODO |
| MUX1 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX1_EN | 0-1 | Bool | t/f | f | TODO |
| MUX2 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX2_EN | 0-1 | Bool | t/f | f | TODO |
| MUX3 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX3_EN | 0-1 | Bool | t/f | f | TODO |
| VCOPH_MUX | 0-1 | Ram | 0-1 | 0 | TODO |
| VCOPH_MUX_EN | 0-1 | Bool | t/f | f | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|--------------|----------|-----------|-----|------------------|---------------|
| CLOCK_OUT | | 0-3 | > | LVL:FFPLL_CLK | TODO |
| FBCLKIN | | | > | FPLL:FBLVDS_IN0 | TODO |
| FBCLKOUT | | | < | FPLL:FBLVDS_OUT0 | TODO |
| LVDS_CLK0 | | 0-1 | < | FPLL:LVDS_CLK0 | TODO |
| LVDS_CLKA | | 0-3 | > | LVL:FFPLL_CLK | TODO |
| LVDS_CLKB | | 0-3 | > | LVL:FFPLL_CLK | TODO |
| LVDS_LOADEN0 | | 0-1 | < | FPLL:LOADEN0 | TODO |

2.4.5 CTRL

The Control block gives access to a number of ancillary functions of the FPGA.

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|--------------------|----------|-----------|-----------------|----------|------------------------------------|
| ATBCOMPOUT | | | GIN | i | TODO |
| CAPTNUPTD_RU | | | GOUT | p | TODO |
| CLKDRUSER | | | GIN | i | TODO |
| CLK_OUT | | | GIN | i | Internal oscillator clock output |
| CLK_OUT1 | | | GIN | i | Internal oscillator clock 1 output |
| CLOCK_CHIPID | | | DCMUX | p | TODO |
| CLOCK_CRC | | | DCMUX | p | TODO |
| CLOCK_OPREG | | | DCMUX | p | TODO |
| CLOCK_PR | | | DCMUX | p | TODO |
| CLOCK_RU | | | DCMUX | p | TODO |
| CLOCK_SPI | | | DCMUX | p | TODO |
| CONFIG | | | GOUT | p | TODO |
| CORECTL_JTAG | | | GOUT | p | TODO |
| CORECTL_PR | | | GOUT | p | TODO |
| CRCERROR | | | GIN | i | TODO |
| DATA | | 0-15 | GOUT | p | TODO |
| DATAIN | | 0-3 | GIN | i | TODO |
| DATAOE | | 0-3 | GOUT | p | TODO |
| DATAOUT | | 0-3 | GOUT | p | TODO |
| DFT_IN | | 0-5 | GOUT | p | TODO |
| DFT_OUT | | 0-24 | GIN | i | TODO |
| DONE | | | GIN | i | TODO |
| END_OF_ED_FULLCHIP | | | GIN | i | TODO |
| EXTERNALREQUEST | | | GIN | i | TODO |
| NCE_OUT | | | GIN | i | TODO |
| NTDOPINENA | | | GOUT | p | TODO |
| OERROR | | | GIN | i | TODO |
| OSC_ENA | | | GOUT | p | Internal oscillator enable |
| OUTPUT_ENABLE | | | GOUT | p | TODO |
| PRREQUEST | | | GOUT | p | TODO |
| READY | | | GIN | i | TODO |
| REGIN | | | GOUT | p | TODO |
| REG_OUT_CHIPID | | | GIN | i | TODO |
| REG_OUT_CRC | | | GIN | i | TODO |
| REG_OUT_OPREG | | | GIN | i | TODO |

continues on next page

Table 9 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------|----------|-----------|-----------------|----------|---------------|
| REG_OUT_RU | | | GIN | i | TODO |
| RSTTIMER | | | GOUT | p | TODO |
| RUNIDLEUSER | | | GIN | i | TODO |
| SCE_IN | | | GOUT | p | TODO |
| SHIFTNLD_CHIPID | | | GOUT | p | TODO |
| SHIFTNLD_CRC | | | GOUT | p | TODO |
| SHIFTNLD_OPREG | | | GOUT | p | TODO |
| SHIFTNLD_RU | | | GOUT | p | TODO |
| SHIFTUSER | | | GIN | i | TODO |
| TCKCORE | | | DCMUX | p | TODO |
| TCKUTAP | | | GIN | i | TODO |
| TDICORE | | | GOUT | p | TODO |
| TDIUTAP | | | GIN | i | TODO |
| TDOCORE | | | GIN | i | TODO |
| TDOUTAP | | | GOUT | p | TODO |
| TMSCORE | | | GOUT | p | TODO |
| TMSUTAP | | | GIN | i | TODO |
| UPDATEUSER | | | GIN | i | TODO |
| USR1USER | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|------------|----------|-----------|-----|-------------------------------|---------------|
| ATBOUT | 0-1 | | < | HSSI:PMAAUX_L0_ATBOUTBIDIROUT | TODO |
| SPIDATAIN | | 0-3 | < | GPIO:BUFFER_OUT | TODO |
| SPIDATAOUT | | 0-3 | > | GPIO:BUFFER_IN | TODO |
| SPIDCLK | | | > | GPIO:BUFFER_IN | TODO |
| SPISCE | | | > | GPIO:BUFFER_IN | TODO |

2.4.6 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA.

| Name | Instance | Type | Values | Default | Documentation |
|--|----------|--------------|---|----------|---------------|
| PCS8G_AGGREGATE_DSKW_CONTROL | | CONTROL | <ul style="list-style-type: none"> • write • read | write | TODO |
| PCS8G_AGGREGATE_DSKW_SM_OPERATION | | SM_OPERATION | <ul style="list-style-type: none"> • xau_i_sm • srio_sm | xau_i_sm | TODO |
| PCS8G_AGGREGATE_PCS_DW_BONDING | | BONDING | <ul style="list-style-type: none"> • disable | disable | TODO |
| PCS8G_AGGREGATE_POWERDOWN_BONDING | | BONDING | t/f | f | TODO |
| PCS8G_AGGREGATE_REFCLK_DIVIDER_BONDING | | BONDING | t/f | f | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------------|----------|------|--|-----------------|---------------|
| PCS8G_AGGREGATE_XAUI_SM | | Mux | <ul style="list-style-type: none"> • xau_i_legacy_sm • xau_i_sm • disable | xau_i_legacy_sm | TODO |
| COM_PCS_PLD_I0_2HIP_EN | | Bool | t/f | f | TODO |
| COM_PCS_PLD_I0_2HRDRSTCTRL_B0_0USR_EN | | Bool | t/f | f | TODO |
| COM_PCS_PLD_I0_2HRDRSTCTRL_B0_0EN | | Bool | t/f | f | TODO |
| COM_PCS_PLD_I0_2TESTBUF_SEL | | Mux | <ul style="list-style-type: none"> • pcs8g • pma_if | pcs8g | TODO |
| COM_PCS_PLD_I0_2USRMODE_SELMRST | | Mux | <ul style="list-style-type: none"> • usermode • last_frz | usermode | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC0 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC1 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC10 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC11 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC12 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC13 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC14 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD_P0_0SIDE_RES_SMC15 | | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-------------|--------------------|------|--|---------|---------------|
| COM_PCS_PLD | PLD_SIDE_RES_SRC16 | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD | PLD_SIDE_RES_SRC17 | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD | PLD_SIDE_RES_SRC18 | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD | PLD_SIDE_RES_SRC19 | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PLD | SIDE_DATA_SRC | Mux | <ul style="list-style-type: none"> • pld • b_hip | pld | TODO |
| COM_PCS_PMA | IF2AUTO_SPEED_EN | Bool | t/f | f | TODO |
| COM_PCS_PMA | IF2BLOCK_SEL | Bool | t/f | f | TODO |
| COM_PCS_PMA | IF2FORCE_FREQDET | Mux | <ul style="list-style-type: none"> • off • force0 • force1 | off | TODO |
| COM_PCS_PMA | IF2G3PCS | Bool | t/f | f | TODO |
| COM_PCS_PMA | IF2PMA_IF_DFT_EN | Bool | t/f | f | TODO |
| COM_PCS_PMA | IF2PMA_IF_DFT_VAL | Val | 0-1 | 0 | TODO |
| COM_PCS_PMA | IF2PM_GEN1_2_CNT | Mux | <ul style="list-style-type: none"> • cnt_32k • cnt_64k | cnt_32k | TODO |
| COM_PCS_PMA | IF2PPMSEL | Mux | <ul style="list-style-type: none"> • default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000 • ppm_other | default | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- tion |
|---|-----------------------------|------|--|------------|--------------------|
| COM_PCS_PMA_IF2PPM_CNT_RST | IF2PPM_CNT_RST | Bool | t/f | f | TODO |
| COM_PCS_PMA_IF2PPM_EARLY_DMA_ASSERT | IF2PPM_EARLY_DMA_ASSERT | Bool | t/f | f | TODO |
| COM_PCS_PMA_IF2PPM_POST_EIDLY_DLY | IF2PPM_POST_EIDLY_DLY | Int | <ul style="list-style-type: none"> 200 400 | 200 | TODO |
| PCS8G_BASE_ADDR | DDR | Ram | 000-7ff | | TODO |
| PCS8G_DEFAULT_TDR_BROADCAST_EN | TDR_BROADCAST_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_Q22_SYMBOL_BCR | Q22_SYMBOL_BCR | Ram | 000-fff | 0 | TODO |
| PCS8G_DIGI_RX_QB10B_DECODERMUX | QB10B_DECODERMUX | Mux | <ul style="list-style-type: none"> off sgx ibm | off | TODO |
| PCS8G_DIGI_RX_QB10B_DECODERMUX_OUTPUT_SEL | QB10B_DECODERMUX_OUTPUT_SEL | Mux | <ul style="list-style-type: none"> data_8b10b data_xaui_sm | data_8b10b | TODO |
| PCS8G_DIGI_RX_QAGC_BLOCK_SEM | QAGC_BLOCK_SEM | Mux | <ul style="list-style-type: none"> same other | same | TODO |
| PCS8G_DIGI_RX_QAUTO_ERROR_REPLACE_EN | QAUTO_ERROR_REPLACE_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QAUTO_SPEED_NREGG | QAUTO_SPEED_NREGG | Int | 40 bits | 0 | TODO |
| PCS8G_DIGI_RX_QBDS_DEC_CLOCK_GATEING_EN | QBDS_DEC_CLOCK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QBEST_CLOCK_GATEING_EN | QBEST_CLOCK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QBEST_CLR_FLAGSEN | QBEST_CLR_FLAGSEN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QBEST_VER | QBEST_VER | Mux | <ul style="list-style-type: none"> disable incremental cjpat crpat | disable | TODO |
| PCS8G_DIGI_RX_QBT_REVERSAL_EN | QBT_REVERSAL_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QBYTEORDER_CLOCK_GATEING_EN | QBYTEORDER_CLOCK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QBYTE_DESERIALIZER | QBYTE_DESERIALIZER | Mux | <ul style="list-style-type: none"> disable bds_by_2 bds_by_2_det | disable | TODO |
| PCS8G_DIGI_RX_QBYTE_ORDER | QBYTE_ORDER | Ram | 23 bits | 0 | TODO |
| PCS8G_DIGI_RX_QCDR_CTRL | QCDR_CTRL | Ram | 30 bits | 0 | TODO |
| PCS8G_DIGI_RX_QCEIFO_RST_PLD_CTRL_EN | QCEIFO_RST_PLD_CTRL_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_QCD_PATTERN | QCD_PATTERN | Ram | 00-ff | 0 | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--|----------|------|--|-------------|---------------|
| PCS8G_DIGI_RX_CLK1 | | Mux | <ul style="list-style-type: none"> clk1 tx_pma agg agg_top_or_bottom | clk1 | TODO |
| PCS8G_DIGI_RX_CLK2 | | Mux | <ul style="list-style-type: none"> rcvd_clk tx_pma ref-clk_dig2 | rcvd_clk | TODO |
| PCS8G_DIGI_RX_CLK_FREE_RUNNING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DESKEW | | Mux | <ul style="list-style-type: none"> disable xaui srio_v2p1 | disable | TODO |
| PCS8G_DIGI_RX_DESKEW_PROG_BA1_ONLY_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DESKEW_RDCLK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DW_DESKEW_WRCLK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DW_PC_WRCLK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DW_RM_RDCLK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DW_RM_WRCLK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_DW_WA_CLOCK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_IDLE_CLOCK_GATEING_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_IDLE_EIOS_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_IDLE_ENTRY_DELAY | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_IDLE_ENTRY_DELAY_SEL | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_ERR_FLAGS_SEL | | Mux | <ul style="list-style-type: none"> flags_8b10b flags_wa | flags_8b10b | TODO |
| PCS8G_DIGI_RX_INVALID_CODE_FLAG_ONLY_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PAD_EDB_ERROR_REPLACE | | Bool | <ul style="list-style-type: none"> edb pad edb_dynamic | edb | TODO |
| PCS8G_DIGI_RX_PARALLEL_LOOPBACK_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PCIE_FIFO_RST_PLD_CTRL_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PCS_BYPASS_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PCS_URST_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PCIE_RDCLK_GATEING_EN | | Bool | t/f | f | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------------------|------------------------------|------|--|----------------|---------------|
| PCS8G_DIGI_RX_PIPE_COMPENSATION_FIFO | PCS8G_PIPE_COMPENSATION_FIFO | Num | <ul style="list-style-type: none"> normal_latency pid_ctrl_normal_latency low_latency pid_ctrl_low_latency register_fifo | normal_latency | TODO |
| PCS8G_DIGI_RX_PIPE_IF_EN | PCS8G_PIPE_IF_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PLANE_BONDING_COMP_EN | PCS8G_PLANE_BONDING_COMP_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PLANE_BONDING_MASTER | PCS8G_PLANE_BONDING_MASTER | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PMA_DW | PCS8G_PMA_DW | Num | <ul style="list-style-type: none"> 8 10 16 20 | 8 | TODO |
| PCS8G_DIGI_RX_POLARITY_INVERSION_EN | PCS8G_POLARITY_INVERSION_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_POLINV_8B10B_DEC_EN | PCS8G_POLINV_8B10B_DEC_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PRBS_CLOCK_GATEING_EN | PCS8G_PRBS_CLOCK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PRBS_CLR_FLACEN | PCS8G_PRBS_CLR_FLACEN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_PRBS_VER | PCS8G_PRBS_VER | Mux | <ul style="list-style-type: none"> disable prbs_7_dw_8_10 prbs_23_dw_hf_sw prbs_7_sw_hf_dw_lf_sw prbs_lf_dw_mf_sw prbs_23_sw_mf_dw prbs_15 prbs_31 | disable | TODO |
| PCS8G_DIGI_RX_RATHER_MATCH | PCS8G_RATHER_MATCH | Ram | 68 bits | 0 | TODO |
| PCS8G_DIGI_RX_RECV_CLK | PCS8G_RECV_CLK | Mux | <ul style="list-style-type: none"> rcvd_clk tx_pma | rcvd_clk | TODO |
| PCS8G_DIGI_RX_RD_CLK | PCS8G_RD_CLK | Mux | <ul style="list-style-type: none"> rx_clk pld | rx_clk | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--|----------------------------|------|--|---------------------|---------------|
| PCS8G_DIGI_RX_REFCLK_SEL_EN | REFCLK_SEL_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_RE_BO_ON_WA_EN | RE_BO_ON_WA_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_RENLENGTH_CHECK | RENLENGTH_CHECK | Bool | 00-7f | 0 | TODO |
| PCS8G_DIGI_RX_SW_DESKEW_WRCLK_GATEING_EN | SW_DESKEW_WRCLK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_SW_PC_WRCLK_GATEING_EN | SW_PC_WRCLK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_SW_RM_RDCLK_GATEING_EN | SW_RM_RDCLK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_SW_RM_WRCLK_GATEING_EN | SW_RM_WRCLK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_SYMBOL_SWAP_EN | SYMBOL_SWAP_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_TEST_BUS_SEL | TEST_BUS_SEL | Mux | <ul style="list-style-type: none"> • prbs_bist • tx • tx_ctrl_plane • wa • deskew • rm • rx_ctrl • pcie_ctrl • rx_ctrl_plane • agg | prbs_bist | TODO |
| PCS8G_DIGI_RX_VALID_MASK_EN | VALID_MASK_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_WA_BOUNDARY_LOCK | WA_BOUNDARY_LOCK | Bool | <ul style="list-style-type: none"> • auto_align_pld_ctrl • sync_sm • deterministic_latency • bit_slip | auto_align_pld_ctrl | TODO |
| PCS8G_DIGI_RX_WA_CLK_SLIP_SAMPLING | WA_CLK_SLIP_SAMPLING | Bool | 000-3ff | 0 | TODO |
| PCS8G_DIGI_RX_WA_CLOCK_GATEING_EN | WA_CLOCK_GATEING_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_WA_DET_LATENCY_SYNC_STATUS | WA_DET_LATENCY_SYNC_STATUS | Mux | <ul style="list-style-type: none"> • delayed • immediate | delayed | TODO |
| PCS8G_DIGI_RX_WA_DISP_ERR_FLAG_EN | WA_DISP_ERR_FLAG_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_WA_KCHAR_EN | WA_KCHAR_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_WA_PD | WA_PD | Ram | 43 bits | 0 | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------------|----------|------|---|-----------------|---------------|
| PCS8G_DIGI_RX_02A_PLD_CONTROLLED | | Ctrl | <ul style="list-style-type: none"> level_sensitive pid_ctrl_sw rising_edge_sensitive | level_sensitive | TODO |
| PCS8G_DIGI_RX_02A_SYNC_SM_CTRL | | Ctrl | 38 bits | 0 | TODO |
| PCS8G_DIGI_RX_02R_CLK | | Mux | <ul style="list-style-type: none"> rx_clk2 tx_fifo_rd_clk | rx_clk2 | TODO |
| PCS8G_DIGI_TX_0310B_DISP_CTRL | | Mux | <ul style="list-style-type: none"> off on_ib on | off | TODO |
| PCS8G_DIGI_TX_0310B_ENCODER | | Mux | <ul style="list-style-type: none"> off ibm sgx | off | TODO |
| PCS8G_DIGI_TX_0310B_ENCODER_INPUT | | Mux | <ul style="list-style-type: none"> xau_i_sm normal_data_path gige_idle_conversion | xau_i_sm | TODO |
| PCS8G_DIGI_TX_04C_BLOCK_SELECT | | Mux | <ul style="list-style-type: none"> same other | same | TODO |
| PCS8G_DIGI_TX_05T_CLOCK_GATE_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_05T_GEN | | Mux | <ul style="list-style-type: none"> disable incremental cjpat crpat | disable | TODO |
| PCS8G_DIGI_TX_06TSLIP_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_06T_REVERSAL_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_07S_CLOCK_GATE_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_07YPASS_PIPELINE_REG_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_07YTE_SERIALIZER_EN | | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_08C_DISPARITY_EN | | Bool | t/f | f | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---|---------------------------|------|---|----------------|---------------|
| PCS8G_DIGI_TX_CD_PATTERN | CD_PATTERN | Ram | 000-1ff | 0 | TODO |
| PCS8G_DIGI_TX_DYNAMIC_CLOCK_SWITCH_EN | DYNAMIC_CLOCK_SWITCH_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_FIFORD_CLOCK_GATE_EN | FIFORD_CLOCK_GATE_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_FIFOWR_CLOCK_GATE_EN | FIFOWR_CLOCK_GATE_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_FORCE_ECHAR_EN | FORCE_ECHAR_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_FORCE_KCHAR_EN | FORCE_KCHAR_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_G2_FREQUENCY_SCALING | G2_FREQUENCY_SCALING | | <ul style="list-style-type: none"> • off • on | off | TODO |
| PCS8G_DIGI_TX_LOOPBACK | LOOPBACK | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_PC_FIFO_URST_EN | PC_FIFO_URST_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_PCS_BYPASS_EN | PCS_BYPASS_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_PHASE_COMPENSATION_FIFO | PHASE_COMPENSATION_FIFO | | <ul style="list-style-type: none"> • normal_latency • pid_ctrl_normal_latency • low_latency • pid_ctrl_low_latency • register_fifo | normal_latency | TODO |
| PCS8G_DIGI_TX_PC_FIFO_REFCLK_MUX_SEL | PC_FIFO_REFCLK_MUX_SEL | | <ul style="list-style-type: none"> • refclk • tx_pma | refclk | TODO |
| PCS8G_DIGI_TX_PC_FIFO_WRITE_CLK_SEL | PC_FIFO_WRITE_CLK_SEL | | <ul style="list-style-type: none"> • pld • tx_clk | pld | TODO |
| PCS8G_DIGI_TX_PLANE_BONDING_COMP_EN | PLANE_BONDING_COMP_EN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_PLANE_BONDING_CONSUMPTION | PLANE_BONDING_CONSUMPTION | | <ul style="list-style-type: none"> • individual • bundled_master • slave_above • slave_below | individual | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---|------------------------------|----------|--|------------|---------------|
| PCS8G_DIGI_TX_PLANE_BONDING | PLANE_BONDING | Mode | <ul style="list-style-type: none"> individual bundled_master slave_above slave_below | individual | TODO |
| PCS8G_DIGI_TX_PLANE_BONDING | PLANE_BONDING | CoMASTER | t/f | f | TODO |
| PCS8G_DIGI_TX_PMA_DW | PMA_DW | Num | <ul style="list-style-type: none"> 8 10 16 20 | 8 | TODO |
| PCS8G_DIGI_TX_POLARITY_INVERSION | POLARITY_INVERSION | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_PRBS_CLOCK_GATE | PRBS_CLOCK_GATE | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_PRBS_GEN | PRBS_GEN | Mux | <ul style="list-style-type: none"> disable prbs_7_dw_8_10 prbs_23_dw_hf_sw prbs_7_sw_hf_dw_lf_sw prbs_lf_dw_mf_sw prbs_23_sw_mf_dw prbs_15 prbs_31 | disable | TODO |
| PCS8G_DIGI_TX_SYMBOL_SWAP | SYMBOL_SWAP | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_TXCLK_FREERUN | TXCLK_FREERUN | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_TXPCS_URST | TXPCS_URST | Bool | t/f | f | TODO |
| PCS8G_MDIO_DIO_TVP | DIO_TVP | Bool | t/f | f | TODO |
| PCS8G_MDIO_DIO_FORCE | DIO_FORCE | Bool | t/f | f | TODO |
| PCS8G_PIPE_INTB_TOP_DESERIALIZE | INTB_TOP_DESERIALIZE | Bool | t/f | f | TODO |
| PCS8G_PIPE_INTB_TOP_ERROR_REPLACE_PAD | INTB_TOP_ERROR_REPLACE_PAD | Mux | <ul style="list-style-type: none"> edb pad | edb | TODO |
| PCS8G_PIPE_INTB_TOP_IND_ERROR_REPORTING | INTB_TOP_IND_ERROR_REPORTING | Bool | t/f | f | TODO |
| PCS8G_PIPE_INTB_TOP_PHYSTATUS | INTB_TOP_PHYSTATUS | Bool | t/f | f | TODO |
| PCS8G_PIPE_INTB_TOP_RPRE_EMULATION | INTB_TOP_RPRE_EMULATION | 30 bits | 30 bits | 0 | TODO |
| PCS8G_PIPE_INTB_TOP_RVOD_SERIALIZATION | INTB_TOP_RVOD_SERIALIZATION | 30 bits | 30 bits | 0 | TODO |
| PCS8G_PIPE_INTB_TOP_RXDETECT | INTB_TOP_RXDETECT | Bool | t/f | f | TODO |
| PCS8G_PIPE_INTB_TOP_RX_PIPE | INTB_TOP_RX_PIPE | Bool | t/f | f | TODO |

continues on next page

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------------------|----------|------|---|---------|---------------|
| PCS8G_PIPE_INTB2TOP_TXSWINGEN | | Bool | t/f | f | TODO |
| PCS8G_PIPE_INTB2TOP_TX_PIPE_EN | | Bool | t/f | f | TODO |
| PCS8G_POWER_ISOLATION_EN | | Bool | t/f | f | TODO |
| PCS9G_PIPE_INTB2TOP_ELECIDLER_DELAY | | 0-7 | 0 | 0 | TODO |
| PCS9G_PIPE_INTB2TOP_PHY_STATUS_DELAY | | 0-7 | 0 | 0 | TODO |
| PLD_PCS_DEFAULT_0-2_BROADCAST_EN | | Bool | t/f | f | TODO |
| PLD_PCS_IF_BASE2ADDR | | Ram | 000-7ff | | TODO |
| PLD_PCS_MDIO_DIS_CVP_EN | | Bool | t/f | f | TODO |
| PLD_PCS_MDIO_DIS_FORCE_EN | | Bool | t/f | f | TODO |
| PLD_PCS_POWER_ISOLATION_EN | | Bool | t/f | f | TODO |
| PMA_PCS_DEFAULT_0-2_BROADCAST_EN | | Bool | t/f | f | TODO |
| PMA_PCS_IF_BASE2ADDR | | Ram | 000-7ff | | TODO |
| PMA_PCS_MDIO_DIS_CVP_EN | | Bool | t/f | f | TODO |
| PMA_PCS_MDIO_DIS_FORCE_EN | | Bool | t/f | f | TODO |
| PMA_PCS_POWER_ISOLATION_EN | | Bool | t/f | f | TODO |
| RX_PCS_PLD_IF_0PCS_SIDE_BLOCK_SEL | | Mux | <ul style="list-style-type: none"> default pcs8g | default | TODO |
| RX_PCS_PLD_SIDE2DATA_SRC | | Mux | <ul style="list-style-type: none"> pld b_hip | pld | TODO |
| RX_PCS_PMA_IF0-2 | | Mux | <ul style="list-style-type: none"> default pcs8g | default | TODO |
| RX_PCS_PMA_IF0CLKSLIP_SEL | | Mux | <ul style="list-style-type: none"> pld slip_pcs8g | pld | TODO |
| TX_PCS_PLD_SIDE2DATA_SRC | | Mux | <ul style="list-style-type: none"> pld b_hip | pld | TODO |
| TX_PCS_PMA_IF0BLOCK_SEL | | Mux | <ul style="list-style-type: none"> default pcs8g | default | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|---------------------|----------|-----------|-----------------|----------|---------------|
| PMAAUX_L0_CAL_CLK | | | DCMUX | p | TODO |
| PMAAUX_L0_CAL_CLK | | | GOUT | p | TODO |
| PMAAUX_L0_CAL_PDB | | | GOUT | p | TODO |
| PMAAUX_L0_ZRX_TX_50 | | 0-4 | GIN | i | TODO |
| PMA_C_CRU_RSTN | 0-11 | | GOUT | p | TODO |
| PMA_C_EARLY_EIOS | 0-11 | | GOUT | p | TODO |

continues on next page

Table 11 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|----------------------------------|----------|-----------|-----------------|----------|---------------|
| PMA_C_LTD | 0-11 | | GOUT | p | TODO |
| PMA_C_LTR | 0-11 | | GOUT | p | TODO |
| PMA_C_PCIE_SWITCH | 0-11 | | GOUT | p | TODO |
| PMA_C_PCIE_SW_DONE | 0-11 | | GIN | i | TODO |
| PMA_C_PFDMODE_LOCK | 0-11 | | GIN | i | TODO |
| PMA_C_RS_LPBK | 0-11 | | GOUT | p | TODO |
| PMA_C_RXPLL_LOCK | 0-11 | | GIN | i | TODO |
| PMA_C_RX_DETECT_VALID | 0-11 | | GIN | i | TODO |
| PMA_C_RX_FOUND | 0-11 | | GIN | i | TODO |
| PMA_C_SIGDET | 0-11 | | GIN | i | TODO |
| PMA_C_TXDETECTRX | 0-11 | | GOUT | p | TODO |
| PMA_C_TXPMA_RSTN | 0-11 | | GOUT | p | TODO |
| PMA_C_TX_ELEC_IDLE | 0-11 | | GOUT | p | TODO |
| PMA_PLDCLK | 0-11 | | DCMUX | p | TODO |
| PMA_PMA_RESERVED_IN | 0-11 | 0-1 | GOUT | p | TODO |
| PMA_RX_DET_CLK | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_AVMM_BYTE_EN | 0-3 | 0-1 | GOUT | p | TODO |
| SMRT_PACK_AVMM_CLK | 0-3 | | DCMUX | p | TODO |
| SMRT_PACK_AVMM_READ | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_AVMM_READDATA | 0-3 | 0-15 | GIN | i | TODO |
| SMRT_PACK_AVMM_REG_ADDR | 0-3 | 0-10 | GOUT | p | TODO |
| SMRT_PACK_AVMM_RESERVED_IN | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_AVMM_RESERVED_OUT | 0-3 | | GIN | i | TODO |
| SMRT_PACK_AVMM_RST_N | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_AVMM_WRITE | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_AVMM_WRITEDATA | 0-3 | 0-15 | GOUT | p | TODO |
| SMRT_PACK_DPRI0_REFCLK_DIG | 0-3 | | DCMUX | p | TODO |
| SMRT_PACK_DPRI0_SCAN_MODE_N | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_DPRI0_SCAN_SHIFT_N | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_INTERFACE_SEL | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_A1A2_K1K2_FLAG | 0-11 | 0-3 | GIN | i | TODO |
| SMRT_PACK_PLD_8G_A1A2_SIZE | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_ALIGN_STATUS | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_BISTDONE | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_BISTERR | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_BITLOC_REV_EN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_BITSLIP | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_BYTEORD_FLAG | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_BYTE_REV_EN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_BYTORDPLD | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_CMPFIFOURST_N | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_EMPTY_RMF | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_EMPTY_RX | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_EMPTY_TX | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_ENCDT | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_FULL_RMF | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_FULL_RX | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_FULL_TX | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_PHFIFOURST_RX_N | 0-11 | | GOUT | p | TODO |

continues on next page

Table 11 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------------------------------|----------|-----------|-----------------|----------|---------------|
| SMRT_PACK_PLD_8G_PHFIFOURST_TX_N | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_PHYSTATUS | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_PLD_RX_CLK | 0-11 | | DCMUX | p | TODO |
| SMRT_PACK_PLD_8G_PLD_TX_CLK | 0-11 | | DCMUX | p | TODO |
| SMRT_PACK_PLD_8G_POLINV_RX | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_POLINV_TX | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_POWERDOWN | 0-11 | 0-1 | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_PRBS_CID_EN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_RDDISABLE_TX | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_RDENABLE_RMF | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_RDENABLE_RX | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_REFCLK_DIG | 0-11 | | DCMUX | p | TODO |
| SMRT_PACK_PLD_8G_REFCLK_DIG2 | 0-11 | | DCMUX | p | TODO |
| SMRT_PACK_PLD_8G_REV_LOOPBK | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_RLV_LT | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_RXELECIDLE | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_RXPOLARITY | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_RXSTATUS | 0-11 | 0-2 | GIN | i | TODO |
| SMRT_PACK_PLD_8G_RXURSTPCS_N | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_RXVALID | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_RX_CLK_OUT | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_RX_DATA_VALID | 0-11 | 0-3 | GIN | i | TODO |
| SMRT_PACK_PLD_8G_SIGNAL_DETECT_OUT | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_TXDEEMPH | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TXDETECTRXLOOPBACK | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TXELECIDLE | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TXMARGIN | 0-11 | 0-2 | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TXSWING | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TXURSTPCS_N | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TX_BOUNDARY_SEL | 0-11 | 0-4 | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_TX_CLK_OUT | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_8G_TX_DATA_VALID | 0-11 | 0-3 | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_WA_BOUNDARY | 0-11 | 0-4 | GIN | i | TODO |
| SMRT_PACK_PLD_8G_WRDISABLE_RX | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_WRENABLE_RMF | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_WRENABLE_TX | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_8G_REFCLK_DIG | 0-11 | | DCMUX | p | TODO |
| SMRT_PACK_PLD_CLKLOW | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_EIDLEINFERSEL | 0-11 | 0-2 | GOUT | p | TODO |
| SMRT_PACK_PLD_FREF | 0-11 | | GIN | i | TODO |
| SMRT_PACK_PLD_LTR | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_PARTIAL_RECONFIG_IN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_PCS_PMA_IF_REFCLK_DIG | 0-11 | | DCMUX | p | TODO |
| SMRT_PACK_PLD_RATE | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_RESERVED_IN | 0-11 | 0-11 | GOUT | p | TODO |
| SMRT_PACK_PLD_RESERVED_OUT | 0-11 | 0-10 | GIN | i | TODO |
| SMRT_PACK_PLD_RXPMA_RSTB_IN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_RX_CLK_SLIP_IN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_RX_DATA | 0-11 | 0-63 | GIN | i | TODO |

continues on next page

Table 11 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|----------------------------|----------|-----------|-----------------|----------|---------------|
| SMRT_PACK_PLD_SCAN_MODE_N | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_SCAN_SHIFT_N | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_SYNC_SM_EN | 0-11 | | GOUT | p | TODO |
| SMRT_PACK_PLD_TEST_DATA | 0-11 | 0-19 | GIN | i | TODO |
| SMRT_PACK_PLD_TX_DATA | 0-11 | 0-43 | GOUT | p | TODO |
| SMRT_PACK_SER_SHIFT_LOAD | 0-3 | | GOUT | p | TODO |
| SMRT_PACK_TESTBUS | 0-11 | 0-7 | GIN | i | TODO |
| SMRT_PACK_TESTSEL | 0-11 | 0-3 | GOUT | p | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Doc |
|-------------------------------|----------|-----------|-----|----------------------|-----|
| DATAIN | 0-11 | | < | GPIO:COMBOUT | TO |
| DATAOUT | 0-11 | | > | GPIO:DATAOUT | TO |
| PMAAUX_L0_ATBOUTBIDIROUT | 0-1 | | > | CTRL:ATBOUT | TO |
| PMA_C_PCLK | 0-23 | | > | CMUXP:CLKIN | TO |
| PMA_FBCLK_FFPLL | 0-3 | | > | FPLL:FBCLK_FPLL0 | TO |
| PMA_FFPLL_CLK | 0-3 | | < | FPLL:DPACLK0_I | TO |
| PMA_FFPLL_CLKB | 0-3 | | < | FPLL:DPACLK0_I | TO |
| PMA_FFPLL_REF_IQCLK | 0-3 | | < | FPLL:FPLL0_REF_IQCLK | TO |
| PMA_IQTXRXCLK_FFPLL | 0-3 | | > | FPLL:IQTXRXCLK_FPLL0 | TO |
| PMA_IQTXRXCLK_PLD | 0-3 | 0-3 | > | CMUXCR:ICLK | TO |
| PMA_IQTXRXCLK_PLD | 0-2 | 0-3 | > | CMUXHG:ICLK | TO |
| PMA_IQTXRXCLK_PLD | 0-2 | 0-3 | > | CMUXHR:ICLK | TO |
| PMA_REF_IQCLK_OUT | 0-3 | 0-3 | > | CMUXCR:ICLK | TO |
| PMA_REF_IQCLK_OUT | 0-2 | 0-3 | > | CMUXHG:ICLK | TO |
| PMA_REF_IQCLK_OUT | 0-2 | 0-3 | > | CMUXHR:ICLK | TO |
| PMA_REF_IQCLK_OUT | 0-3 | 0 | > | FPLL:REFCLK_FPLL0 | TO |
| PMA_REF_IQCLK_OUT_MUXED | 0-3 | | > | FPLL:REF_IQCLK_FPLL0 | TO |
| PMA_RX_IQCLK_OUT | 0-3 | 0-3 | > | CMUXCR:ICLK | TO |
| PMA_RX_IQCLK_OUT | 0-2 | 0-3 | > | CMUXHG:ICLK | TO |
| PMA_RX_IQCLK_OUT | 0-2 | 0-3 | > | CMUXHR:ICLK | TO |
| PMA_RX_IQCLK_OUT_MUXED | 0-3 | | > | FPLL:RX_IQCLK_FPLL0 | TO |
| REFCLKIN | 0-11 | | < | GPIO:COMBOUT | TO |
| SMRT_PACK_HIP_EIDLE_INFER_SEL | 0-3, 5-9 | 0-2 | < | HIP:EIDLEINFERSEL | TO |
| SMRT_PACK_HIP_FREF_CLK | 0-9 | | > | HIP:FREFCLK | TO |
| SMRT_PACK_HIP_FREF_CLK2 | 3, 7 | | > | HIP:FREFCLK | TO |
| SMRT_PACK_HIP_PCLK_C | 0-2, 5-8 | | > | HIP:PCLKCH | TO |
| SMRT_PACK_HIP_PHYSTATUS | 0-3, 5-9 | | > | HIP:PHYSTATUS | TO |
| SMRT_PACK_HIP_PLL_FIXED_CLK_C | 0-2, 5-8 | | > | HIP:PLLFIXEDCLK | TO |
| SMRT_PACK_HIP_POWERDOWN | 0-3, 5-9 | 0-1 | < | HIP:POWERDOWN | TO |
| SMRT_PACK_HIP_RATE | 0-9 | | < | HIP:RATE | TO |
| SMRT_PACK_HIP_RATE2 | 3, 7 | | < | HIP:RATE | TO |
| SMRT_PACK_HIP_RXELECIDLE | 0-3, 5-9 | | > | HIP:RXELECIDLE | TO |
| SMRT_PACK_HIP_RXFREQLOCKED | 0-3, 5-9 | | > | HIP:RXFREQLOCKED | TO |
| SMRT_PACK_HIP_RXPOLARITY | 0-3, 5-9 | | < | HIP:RXPOLARITY | TO |
| SMRT_PACK_HIP_RXSTATUS | 0-3, 5-9 | 0-2 | > | HIP:RXSTATUS | TO |
| SMRT_PACK_HIP_RXVALID | 0-3, 5-9 | | > | HIP:RXVALID | TO |
| SMRT_PACK_HIP_RX_DATA | 0-3, 5-9 | 0-7 | > | HIP:RXDATA | TO |
| SMRT_PACK_HIP_RX_DATAK | 0-3, 5-9 | | > | HIP:RXDATAK | TO |

continues c

Table 12 – continued from previous page

| Port Name | Instance | Port bits | Dir | Remote port | Do |
|--|----------|-----------|-----|------------------------|----|
| SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK | 0-9 | | > | HIP:RXFREQTXCMUPLLLOCK | TO |
| SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK2 | 3, 7 | | > | HIP:RXFREQTXCMUPLLLOCK | TO |
| SMRT_PACK_HIP_RX_PCS_RST2_N | 3, 7 | | < | HIP:RXPCSRSTN | TO |
| SMRT_PACK_HIP_RX_PCS_RST_N | 0-9 | | < | HIP:RXPCSRSTN | TO |
| SMRT_PACK_HIP_RX_PLL_PHASE_LOCK | 0-9 | | > | HIP:RXPLLPHASELOCK | TO |
| SMRT_PACK_HIP_RX_PLL_PHASE_LOCK2 | 3, 7 | | > | HIP:RXPLLPHASELOCK | TO |
| SMRT_PACK_HIP_RX_PMA_RST2B | 3, 7 | | < | HIP:RXPMARSTB | TO |
| SMRT_PACK_HIP_RX_PMA_RSTB | 0-9 | | < | HIP:RXPMARSTB | TO |
| SMRT_PACK_HIP_TXCOMPL | 0-3, 5-9 | | < | HIP:TXCOMPL | TO |
| SMRT_PACK_HIP_TXDATA | 0-3, 5-9 | 0-7 | < | HIP:TXDATA | TO |
| SMRT_PACK_HIP_TXDATAK | 0-3, 5-9 | | < | HIP:TXDATAK | TO |
| SMRT_PACK_HIP_TXDETECTRX | 0-3, 5-9 | | < | HIP:TXDETECTRX | TO |
| SMRT_PACK_HIP_TXELECIDLE | 0-3, 5-9 | | < | HIP:TXELECIDLE | TO |
| SMRT_PACK_HIP_TX_DEEMPH | 0-3, 5-9 | | < | HIP:TXDEEMPH | TO |
| SMRT_PACK_HIP_TX_MARGIN | 0-3, 5-9 | 0-2 | < | HIP:TXMARGIN | TO |
| SMRT_PACK_HIP_TX_PCS_RST2_N | 3, 7 | | < | HIP:TXPCSRSTN | TO |
| SMRT_PACK_HIP_TX_PCS_RST_N | 0-9 | | < | HIP:TXPCSRSTN | TO |
| SMRT_PACK_HIP_TX_SWING | 0-3, 5-9 | | < | HIP:TXSWING | TO |
| SMRT_PACK_PLD_8G_RX_CLK_OUT | 0-11 | | > | CMUXP:CLKIN | TO |
| SMRT_PACK_PLD_8G_TX_CLK_OUT | 0-11 | | > | CMUXP:CLKIN | TO |

2.4.7 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

| Name | Instance | Type | Values | Default | Documenta- tion |
|-----------------------------|----------|------|---|----------------|--------------------|
| BIST_MEMORY_SETTINGS_DATA | | Ram | 75 bits | 0 | TODO |
| BRIDGE_66MHZCAP | | Bool | t/f | f | TODO |
| BR_RCB | | Mux | <ul style="list-style-type: none"> • ro • rw | ro | TODO |
| BYPASS_CDC | | Bool | t/f | f | TODO |
| BY-PASS_CLK_SWITCH | | Bool | t/f | f | TODO |
| BYPASS_TL | | Bool | t/f | f | TODO |
| CDC_CLK_RELATION | | Mux | <ul style="list-style-type: none"> • ple-siochronous • mesochronous | plesiochronous | TODO |
| CDC_DUMMY_INSERT_LIMIT_DATA | | Ram | 0-f | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------------|----------|------|--|----------------------|---------------|
| CORE_CLK_DISABLE_CLK_SWITCH | | Mux | <ul style="list-style-type: none"> core_clk_out pld_clk | core_clk_out | TODO |
| CORE_CLK_DIVIDER | | Num | <ul style="list-style-type: none"> 1-2 4 8 16 | 4 | TODO |
| CORE_CLK_OUT_SEL | | Mux | <ul style="list-style-type: none"> div_1 div_2 | div_1 | TODO |
| CORE_CLK_SEL | | Mux | <ul style="list-style-type: none"> core_clk_out pld_clk | core_clk_out | TODO |
| CORE_CLK_SOURCE | | Mux | <ul style="list-style-type: none"> pll_fixed_clk core_clk_in pclk_in | pll_fixed_clk | TODO |
| CVP_CLK_RESET | | Bool | t/f | f | TODO |
| CVP_DATA_COMPRESSED | | Bool | t/f | f | TODO |
| CVP_DATA_ENCRYPTED | | Bool | t/f | f | TODO |
| CVP_ISOLATION | | Bool | t/f | f | TODO |
| CVP_MODE_RESET | | Bool | t/f | f | TODO |
| CVP_RATE_SEL | | Mux | <ul style="list-style-type: none"> full_rate half_rate | full_rate | TODO |
| DEVICE_NUMBER_DATA | | Ram | 00-1f | 0 | TODO |
| DEVSELTIM | | Mux | <ul style="list-style-type: none"> fast_devsel_decoding medium_devsel_decoding slow_devsel_decoding | fast_devsel_decoding | TODO |
| DISABLE_AUTO_CRS | | Bool | t/f | f | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------------------|----------|------|---|--------------|---------------|
| DIS- ABLE_CLK_SWITCH | | Bool | t/f | f | TODO |
| DIS- ABLE_LINK_X2_SUPPORT | | Bool | t/f | f | TODO |
| DIS- ABLE_TAG_CHECK | | Bool | t/f | f | TODO |
| EI_DELAY_POWERDOWN_COUNT | RAM | RAM | 00-ff | 0 | TODO |
| EN- ABLE_ADAPTER_HALF_RATE_MODE | | Bool | t/f | f | TODO |
| EN- ABLE_CH01_PCLK_OUT | | Mux | <ul style="list-style-type: none"> • pclk_ch0 • pclk_ch1 | pclk_ch0 | TODO |
| EN- ABLE_CH0_PCLK_OUT | | Mux | <ul style="list-style-type: none"> • pclk_central • pclk_ch01 | pclk_central | TODO |
| EN- ABLE_RX_BUFFER_CHECKING | | Bool | t/f | f | TODO |
| EN- ABLE_RX_REORDERING | | Bool | t/f | f | TODO |
| FASTB2BCAP | | Bool | t/f | f | TODO |
| FC_INIT_TIMER | DATA | Ram | 000-7ff | 0 | TODO |
| FLOW_CONTROL_TIMEOUT_COUNT | RAM | RAM | 00-ff | 0 | TODO |
| FLOW_CONTROL_UPDATE_COUNT | RAM | RAM | 00-1f | 0 | TODO |
| GEN12_LANE_RATE_MODE | | Mux | <ul style="list-style-type: none"> • gen1 • gen1_gen2 | gen1 | TODO |
| HARD_RESET_BYPASS | | Bool | t/f | f | TODO |
| IEI_ENABLE_SETTINGS | | Mux | <ul style="list-style-type: none"> • disabled • disable_iei_logic • gen2_infei_gen1_infei • gen2_infei_gen1_infei_sd • gen2_infei_infsd_gen1_infei_sd • gen2_infei_infsd_gen1_infei_infsd | disabled | TODO |
| JTAG_ID_DATA | | Ram | 128 bits | 0 | TODO |
| L01_ENTRY_LATENCY_DATA | | Ram | 00-1f | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------------|----------|------|--|-------------|---------------|
| LANE_MASK | | Mux | <ul style="list-style-type: none"> • x8 • x1 • x2 • x4 | x8 | TODO |
| LAT-TIM_RO_DATA | | Ram | 00-7f | 0 | TODO |
| MDIO_CB_OPBIT_ENABLE | | Bool | t/f | f | TODO |
| MEMWRINV | | Mux | <ul style="list-style-type: none"> • ro • rw | ro | TODO |
| MILLISECOND_CYCLE_COUNT_DATA | | Ram | 20 bits | 0 | TODO |
| MULTI_FUNCTION | | Num | <ul style="list-style-type: none"> • 1-8 | 1 | TODO |
| NA-TIONAL_INST_THRU_ENHANCE | | Bool | t/f | f | TODO |
| PCIE_MODE | | Mux | <ul style="list-style-type: none"> • ep_native • ep_legacy • rp • sw_up • sw_dn • bridge • switch_mode • shared_mode | ep_native | TODO |
| PCIE_SPEC_1P0_COMPLIANCE | | Mux | <ul style="list-style-type: none"> • spec_1p0a • spec_1p1 | spec_1p0a | TODO |
| PCLK_OUT_SEL | | Mux | <ul style="list-style-type: none"> • core_clk_en • pclk_out | core_clk_en | TODO |
| PIPEX1_DEBUG_SEL | | Bool | t/f | f | TODO |
| PLNIOTRI_GATE | | Bool | t/f | f | TODO |
| PORT_LINK_NUMBER_DATA | | Ram | 00-ff | 0 | TODO |
| REGISTER_PIPE_SIGNALS | | Bool | t/f | f | TODO |
| RETRY_BUFFER_LAST_ACTIVE_ADDRESS_DATA | | Ram | 00-ff | 0 | TODO |
| RETRY_BUFFER_MEMORY_SETTING_DATA | | Ram | 0000-ffff | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------------------|----------|------|--|--------------|---------------|
| RSTC-TRL_1MS_COUNT_FREF_CLK_VALUE | | Ram | 20 bits | 0 | TODO |
| RSTC-TRL_1US_COUNT_FREF_CLK_VALUE | | Ram | 20 bits | 0 | TODO |
| RSTC-TRL_ALTPE2_CRST_N_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_ALTPE2_RST_N_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_ALTPE2_SRST_N_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_DEBUG_EN | | Bool | t/f | f | TODO |
| RSTC-TRL_FORCE_INACTIVE_RST | | Bool | t/f | f | TODO |
| RSTC-TRL_FREF_CLK_SELECT | | Mux | <ul style="list-style-type: none"> • disabled • ch0_sel • ch1_sel • ch2_sel • ch3_sel • ch4_sel • ch5_sel • ch6_sel • ch7_sel • ch8_sel • ch9_sel • ch10_sel • ch11_sel | disabled | TODO |
| RSTC-TRL_HARD_BLOCK_ENABLE | | Mux | <ul style="list-style-type: none"> • hard_rst_ctl • pld_rst_ctl | hard_rst_ctl | TODO |
| RSTC-TRL_HIP_EP | | Mux | <ul style="list-style-type: none"> • hip_not_ep • hip_ep | hip_not_ep | TODO |
| RSTC-TRL_LTSSM_DISABLE | | Bool | t/f | f | TODO |
| RSTC-TRL_MASK_TX_PLL_LOCK_SELECT | | Mux | <ul style="list-style-type: none"> • disabled • ch1_sel • ch4_sel • ch4_10_sel | disabled | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------------|----------|------|--|------------|---------------|
| RSTC-TRL_OFF_CAL_DONE_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_out ch01_out ch0123_out ch0123_5678_out | disabled | TODO |
| RSTC-TRL_OFF_CAL_EN_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_out ch01_out ch0123_out ch0123_5678_out | disabled | TODO |
| RSTC-TRL_PERSTN_SELECT | | Mux | <ul style="list-style-type: none"> perstn_pin perstn_pld | perstn_pin | TODO |
| RSTC-TRL_PERST_ENABLE | | Mux | <ul style="list-style-type: none"> level neg_edge | level | TODO |
| RSTC-TRL_PLD_CLR | | Bool | t/f | f | TODO |
| RSTC-TRL_RX_PCS_RST_N_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_RX_PCS_RST_N_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_out ch01_out ch0123_out ch012345678_out ch012345678_10_out | disabled | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------------------|----------|------|--|----------|---------------|
| RSTC- TRL_RX_PLL_FREQ_LOCK_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_sel ch01_sel ch0123_sel ch0123_5678_sel ch0123_5678_phs_sel ch0123_phs_sel ch01_phs_sel ch0_phs_sel | disabled | TODO |
| RSTC- TRL_RX_PLL_LOCK_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_sel ch01_sel ch0123_sel ch0123_5678_sel | disabled | TODO |
| RSTC- TRL_RX_PMA_RSTB_CMU_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch1cmu_sel ch4cmu_sel ch4_10cmu_sel | disabled | TODO |
| RSTC- TRL_RX_PMA_RSTB_INV | | Bool | t/f | f | TODO |
| RSTC- TRL_RX_PMA_RSTB_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_out ch01_out ch0123_out ch012345678_out ch012345678_10_out | disabled | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|----------|------|---|----------|---------------|
| RSTC- TRL_TIMER_A_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs micro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_A_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_B_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs micro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_B_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_C_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs micro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_C_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_D_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs micro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_D_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_E_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs micro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_E_VALUE | | Ram | 00-ff | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|----------|------|--|----------|---------------|
| RSTC- TRL_TIMER_F_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_F_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_G_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_G_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_H_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_H_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_I_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_I_VALUE | | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_J_TYPE | | Mux | <ul style="list-style-type: none"> disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_J_VALUE | | Ram | 00-ff | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------|----------|------|--|----------|---------------|
| RSTC-TRL_TX_CMU_PLL_LOCK_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch1_sel ch4_sel ch4_10_sel | disabled | TODO |
| RSTC-TRL_TX_LC_PLL_LOCK_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch1_sel ch7_sel | disabled | TODO |
| RSTC-TRL_TX_LC_PLL_RSTB_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch1_out ch7_out | disabled | TODO |
| RSTC-TRL_TX_PCS_RST_N_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_TX_PCS_RST_N_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch0_out ch01_out ch0123_out ch012345678_out ch012345678_10_out | disabled | TODO |
| RSTC-TRL_TX_PMA_RSTB_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_TX_PMA_SYNCN_INV | | Bool | t/f | f | TODO |
| RSTC-TRL_TX_PMA_SYNCN_SELECT | | Mux | <ul style="list-style-type: none"> disabled ch1_out ch4_out ch4_10_out | disabled | TODO |
| RXFRE-QLK_CNT_DATA | | Ram | 20 bits | 0 | TODO |
| RXFRE-QLK_CNT_EN | | Bool | t/f | f | TODO |
| RX_CDC_ALMOST_FULL_DATA | | Ram | 0-f | 0 | TODO |
| RX_L0S_COUNT_IDL_DATA | | Ram | 00-ff | 0 | TODO |
| RX_PTR0_NONPOSTED_DPRAM | | Ram | 000-3ff | 0 | TODO |
| RX_PTR0_NONPOSTED_DPRAM | | Ram | 000-3ff | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--|----------|------|---|--------------------|---------------|
| RX_PTR0_POSTED_DPRAM_MAX_DATA | | Ram | 000-3ff | 0 | TODO |
| RX_PTR0_POSTED_DPRAM_MIN_DATA | | Ram | 000-3ff | 0 | TODO |
| SINGLE_RX_DETECT_DATA | | Ram | 0-f | 0 | TODO |
| SKP_INSERTION_CONTROL | | Bool | t/f | f | TODO |
| SKP_OS_SCHEDULE_COUNT_DATA | | Ram | 000-7ff | 0 | TODO |
| SLOT_CLK_CFG | | Mux | <ul style="list-style-type: none"> dynamic_slotclkcfg static_slotclkcfgoff static_slotclkcfgon | dynamic_slotclkcfg | TODO |
| SLOT_REGISTER_EN | | Bool | t/f | f | TODO |
| TEST-MODE_CONTROL | | Bool | t/f | f | TODO |
| TX_CDC_ALMOST_FULL_DATA | | Ram | 0-f | 0 | TODO |
| TX_L0S_ADJUST | | Bool | t/f | f | TODO |
| TX_SWING_DATA | | Ram | 00-ff | 0 | TODO |
| USER_ID_DATA | | Ram | 0000-ffff | 0 | TODO |
| USE_CRC_FORWARDING | | Bool | t/f | f | TODO |
| VC0_CLK_ENABLE | | Bool | t/f | f | TODO |
| VC0_RX_BUFFER_MEMORY_SETTING_DATA | | Ram | 0000-ffff | 0 | TODO |
| VC0_RX_FLOW_CTRL_COMPL_DATA | | Ram | 000-fff | 0 | TODO |
| VC0_RX_FLOW_CTRL_COMPL_HEADER_DATA | | Ram | 00-ff | 0 | TODO |
| VC0_RX_FLOW_CTRL_NONPOSTED_DATA_DATA | | Ram | 00-ff | 0 | TODO |
| VC0_RX_FLOW_CTRL_NONPOSTED_HEADER_DATA | | Ram | 00-ff | 0 | TODO |
| VC0_RX_FLOW_CTRL_POSTED_DATA_DATA | | Ram | 000-fff | 0 | TODO |
| VC0_RX_FLOW_CTRL_POSTED_HEADER_DATA | | Ram | 00-ff | 0 | TODO |
| VC1_CLK_ENABLE | | Bool | t/f | f | TODO |
| VC_ENABLE | | Bool | t/f | f | TODO |
| VSEC_CAP_DATA | | Ram | 0-f | 0 | TODO |
| VSEC_ID_DATA | | Ram | 0000-ffff | 0 | TODO |
| ASPM_OPTIONALITY | | Bool | t/f | f | TODO |
| BAR0_64BIT_MEMSPACE | | Bool | t/f | f | TODO |
| BAR0_IO_SPACE 0-7 | | Bool | t/f | f | TODO |
| BAR0_PREFETCHABLE | | Bool | t/f | f | TODO |
| BAR0_SIZE_MASK 7DATA | | Ram | 28 bits | 0 | TODO |
| BAR1_64BIT_MEMSPACE | | Mux | <ul style="list-style-type: none"> disabled enabled all_one | disabled | TODO |
| BAR1_IO_SPACE 0-7 | | Bool | t/f | f | TODO |
| BAR1_PREFETCHABLE | | Bool | t/f | f | TODO |
| BAR1_SIZE_MASK 7DATA | | Ram | 28 bits | 0 | TODO |
| BAR2_64BIT_MEMSPACE | | Bool | t/f | f | TODO |
| BAR2_IO_SPACE 0-7 | | Bool | t/f | f | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|---|----------|---------------|
| BAR2_PREFETCHABLE | 0-7 | Bool | t/f | f | TODO |
| BAR2_SIZE_MASK | DATA | Ram | 28 bits | 0 | TODO |
| BAR3_64BIT_MEMORYSPACE | | Mux | <ul style="list-style-type: none"> disabled enabled all_one | disabled | TODO |
| BAR3_IO_SPACE | 0-7 | Bool | t/f | f | TODO |
| BAR3_PREFETCHABLE | 0-7 | Bool | t/f | f | TODO |
| BAR3_SIZE_MASK | DATA | Ram | 28 bits | 0 | TODO |
| BAR4_64BIT_MEMORYSPACE | | Bool | t/f | f | TODO |
| BAR4_IO_SPACE | 0-7 | Bool | t/f | f | TODO |
| BAR4_PREFETCHABLE | 0-7 | Bool | t/f | f | TODO |
| BAR4_SIZE_MASK | DATA | Ram | 28 bits | 0 | TODO |
| BAR5_64BIT_MEMORYSPACE | | Mux | <ul style="list-style-type: none"> disabled enabled all_one | disabled | TODO |
| BAR5_IO_SPACE | 0-7 | Bool | t/f | f | TODO |
| BAR5_PREFETCHABLE | 0-7 | Bool | t/f | f | TODO |
| BAR5_SIZE_MASK | DATA | Ram | 28 bits | 0 | TODO |
| BRIDGE_PORT_SSID_SUPPORT | | Bool | t/f | f | TODO |
| BRIDGE_PORT_VGA_ENABLE | | Bool | t/f | f | TODO |
| CLASS_CODE_DATA | | Ram | 24 bits | 0 | TODO |
| COMPLETION_TIMEOUT | 0-7 | Mux | <ul style="list-style-type: none"> cmpl_a cmpl_ab cmpl_abc cmpl_abcd cmpl_b cmpl_bc cmpl_bcd disabled | cmpl_a | TODO |
| D0_PME | 0-7 | Bool | t/f | f | TODO |
| D1_PME | 0-7 | Bool | t/f | f | TODO |
| D1_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| D2_PME | 0-7 | Bool | t/f | f | TODO |
| D2_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| D3_COLD_PME | 0-7 | Bool | t/f | f | TODO |
| D3_HOT_PME | 0-7 | Bool | t/f | f | TODO |
| DEEMPHASIS_ENABLE | 0-7 | Bool | t/f | f | TODO |
| DEVICE_ID_DATA | 0-7 | Ram | 0000-ffff | 0 | TODO |
| DEVICE_SPECIFIC_INIT | 0-7 | Bool | t/f | f | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---|----------|------|--|----------|---------------|
| DIFF-CLOCK_NFTS_COUNT_DATA | 0-7 | Ram | 00-ff | 0 | TODO |
| DIS-ABLE_SNOOP_PACKET | 0-7 | Bool | t/f | f | TODO |
| DLL_ACTIVE_REPORT_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| ECRC_CHECK_CAPABLE | 0-7 | Bool | t/f | f | TODO |
| ECRC_GEN_CAPABLE | 0-7 | Bool | t/f | f | TODO |
| EIE_BEFORE_NFTS_COUNT_DATA | 0-7 | Ram | 0-f | 0 | TODO |
| ELEC-TROMECH_INTERLOCK | 0-7 | Bool | t/f | f | TODO |
| EN-ABLE_COMPLETION_TIMEOUT_DISABLE | 0-7 | Bool | t/f | f | TODO |
| EN-ABLE_FUNCTION_MSIX_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| EN-ABLE_L0S_ASPM | 0-7 | Bool | t/f | f | TODO |
| EN-ABLE_L1_ASPM | 0-7 | Bool | t/f | f | TODO |
| END-POINT_L0_LATENCY_DATA | 0-7 | Ram | 0-7 | 0 | TODO |
| END-POINT_L1_LATENCY_DATA | 0-7 | Ram | 0-7 | 0 | TODO |
| EXPAN-SION_BASE_ADDRESS_REGISTER_DATA_0 | 0-7 | Ram | 32 bits | 0 | TODO |
| EX-TEND_TAG_FIELD | 0-7 | Bool | t/f | f | TODO |
| FLR_CAPABILITY | 0-7 | Bool | t/f | f | TODO |
| GEN2_DIFFCLOCK_NFTS_COUNT_DATA | 0-7 | Ram | 00-ff | 0 | TODO |
| GEN2_SAMECLOCK_NFTS_COUNT_DATA | 0-7 | Ram | 00-ff | 0 | TODO |
| HOT_PLUG_SUPPORT_DATA | 0-7 | Ram | 00-7f | 0 | TODO |
| INDICA-TOR_DATA | 0-7 | Ram | 0-7 | 0 | TODO |
| IN-TEL_ID_ACCESS | 0-7 | Bool | t/f | f | TODO |
| INTER-RUPT_PIN | 0-7 | Mux | <ul style="list-style-type: none"> disabled inta intb intc intd | disabled | TODO |
| IO_WINDOW_ADDR_WIDTH | 0-7 | Mux | <ul style="list-style-type: none"> disabled win-dow_16_bit win-dow_32_bit | disabled | TODO |
| L0_EXIT_LATENCY | 0-7 | Ram | 0-7 | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------------|---------------|------|--|----------|---------------|
| L0_EXIT_LATENCY | NO7_SAMECLOCK | Ram | 0-7 | 0 | TODO |
| L1_EXIT_LATENCY | NO7_DIFFCLOCK | Ram | 0-7 | 0 | TODO |
| L1_EXIT_LATENCY | NO7_SAMECLOCK | Ram | 0-7 | 0 | TODO |
| L2_ASYNC_LOGIC | 0-7 | Bool | t/f | f | TODO |
| LOW_PRIORITY | 0-7 | Bool | t/f | f | TODO |
| MAXIMUM_CURRENT_DATA | 0-7 | Ram | 0-7 | 0 | TODO |
| MAX_LINK_WIDTH | 0-7 | Mux | <ul style="list-style-type: none"> • disabled • x4 • x2 • x1 • x8 | disabled | TODO |
| MAX_PAYLOAD_SIZE | 0-7 | Num | <ul style="list-style-type: none"> • 128 • 256 • 512 | 128 | TODO |
| MSIX_PBA_BIR | DATA | Ram | 0-7 | 0 | TODO |
| MSIX_PBA_OFFSET | DATA | Ram | 29 bits | 0 | TODO |
| MSIX_TABLE_BIR | DATA | Ram | 0-7 | 0 | TODO |
| MSIX_TABLE_OFFSET | DATA | Ram | 29 bits | 0 | TODO |
| MSIX_TABLE_SIZE | DATA | Ram | 000-7ff | 0 | TODO |
| MSI_64BIT_ADDRESSING_CAPABLE | 0-7 | Bool | t/f | f | TODO |
| MSI_MASKING_CAPABLE | 0-7 | Bool | t/f | f | TODO |
| MSI_MULTI_MESSAGE_CAPABLE | 0-7 | Num | <ul style="list-style-type: none"> • 1-2 • 4 • 8 • 16 • 32 | 1 | TODO |
| MSI_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| NO_COMMAND_COMPLETED | 0-7 | Bool | t/f | f | TODO |
| NO_SOFT_RESET | 0-7 | Bool | t/f | f | TODO |
| PCIE_SPEC_VERSION | 0-7 | Num | <ul style="list-style-type: none"> • 0-2 | 0 | TODO |

continues on next page

Table 13 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---|----------|------|--|-----------|---------------|
| PORT- TYPE_FUNC | 0-7 | Mux | <ul style="list-style-type: none"> • ep_native • ep_legacy • rp • sw_up • sw_dn • bridge • switch_mode • shared_mode | ep_native | TODO |
| PREFETCH- ABLE_MEM_WINDOW_ADDR_WIDTH | 0-7 | Num | <ul style="list-style-type: none"> • 0 • 32 • 64 | 0 | TODO |
| REVI- SION_ID_DATA | 0-7 | Ram | 00-ff | 0 | TODO |
| ROLE_BASED_ERROR_REPORTING | 0-7 | Bool | t/f | f | TODO |
| RX_EI_L0S | 0-7 | Bool | t/f | f | TODO |
| SAME- CLOCK_NFTS_COUNT_DATA | 0-7 | Ram | 00-ff | 0 | TODO |
| SLOT_NUMBER_DATA | 0-7 | Ram | 0000-1fff | 0 | TODO |
| SLOT_POWER_LIMIT_DATA | 0-7 | Ram | 00-ff | 0 | TODO |
| SLOT_POWER_SCALE_DATA | 0-7 | Ram | 0-3 | 0 | TODO |
| SSID_DATA | 0-7 | Ram | 0000-ffff | 0 | TODO |
| SSVID_DATA | 0-7 | Ram | 0000-ffff | 0 | TODO |
| SUBSYS- TEM_DEVICE_ID_DATA_0 | 0-7 | Ram | 0000-ffff | 0 | TODO |
| SUBSYS- TEM_VENDOR_ID_DATA_0 | 0-7 | Ram | 0000-ffff | 0 | TODO |
| SUR- PRISE_DOWN_ERROR_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| USE_AER | 0-7 | Bool | t/f | f | TODO |
| VC_ARBITRATION | 0-7 | Bool | t/f | f | TODO |
| VEN- DOR_ID_DATA | 0-7 | Ram | 0000-ffff | 0 | TODO |
| ALTPE2_HIP_BASE5ADDR_USER | 0-7 | Ram | 000-3ff | 0 | TODO |
| CVP_MDIO_DIS_CSR_CTRL_1 | 0-7 | Bool | t/f | f | TODO |
| DFT_BROADCAST_EN_1 | 0-7 | Bool | t/f | f | TODO |
| FORCE_MDIO_DIS_CSR_CTRL_1 | 0-7 | Bool | t/f | f | TODO |
| POWER_ISOLATION_EN_1_DATA | 0-7 | Bool | t/f | f | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------|----------|-----------|-----------------|----------|---------------|
| AVMMADDRESS | | 0-9 | GOUT | p | TODO |
| AVMMBYTEEN | | 0-1 | GOUT | p | TODO |
| AVMMCLK | | | DCMUX | p | TODO |

continues on next page

Table 14 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|----------------|----------|-----------|-----------------|----------|---------------|
| AVMMCLK | | | GOUT | p | TODO |
| AVMMREAD | | | GOUT | p | TODO |
| AVMMREADDATA | | 0-15 | GIN | i | TODO |
| AVMMRSTN | | | GOUT | p | TODO |
| AVMMWRITE | | | GOUT | p | TODO |
| AVMMWRITEDATA | | 0-15 | GOUT | p | TODO |
| BISTDONEARCV | 0-1 | | GIN | i | TODO |
| BISTDONEARPL | | | GIN | i | TODO |
| BISTDONEBRCV | 0-1 | | GIN | i | TODO |
| BISTDONEBRPL | | | GIN | i | TODO |
| BISTENN | | | GOUT | p | TODO |
| BISTPASSRCV | 0-1 | | GIN | i | TODO |
| BISTPASSRPL | | | GIN | i | TODO |
| BISTSCANENN | | | GOUT | p | TODO |
| BISTSCANIN | | | GOUT | p | TODO |
| BISTSCANOUTRCV | 0-1 | | GIN | i | TODO |
| BISTSCANOUTRPL | | | GIN | i | TODO |
| BISTTESTENN | | | GOUT | p | TODO |
| CLRRXPATH | | | GIN | i | TODO |
| CORECLKIN | | | DCMUX | p | TODO |
| CORECLKIN | | | GOUT | p | TODO |
| CORECLKOUT | | | GIN | i | TODO |
| CORECRST | | | GOUT | p | TODO |
| COREPOR | | | GOUT | p | TODO |
| CORERST | | | GOUT | p | TODO |
| CORESRSST | | | GOUT | p | TODO |
| CPLERR | | 0-6 | GOUT | p | TODO |
| CPLERRFUNC | | 0-2 | GOUT | p | TODO |
| CPLPENDING | | 0-7 | GOUT | p | TODO |
| DBGPIPEX1RX | | 0-14 | GOUT | p | TODO |
| DERRCOREXTRCV | 0-1 | | GIN | i | TODO |
| DERRCOREXTRPL | | | GIN | i | TODO |
| DERRRPL | | | GIN | i | TODO |
| DLCOMCLKREG | | | GOUT | p | TODO |
| DLCTRLLINK2 | | 0-12 | GOUT | p | TODO |
| DLCURRENTSPEED | | 0-1 | GIN | i | TODO |
| DLTSSM | | 0-4 | GIN | i | TODO |
| DLUPEXIT | | | GIN | i | TODO |
| DLVCTRL | | 0-7 | GOUT | p | TODO |
| DPRIOREFCLKDIG | | | DCMUX | p | TODO |
| DPRIOREFCLKDIG | | | GOUT | p | TODO |
| EV128NS | | | GIN | i | TODO |
| EV1US | | | GIN | i | TODO |
| FLRRESET | | 0-7 | GOUT | p | TODO |
| FLRSTS | | 0-7 | GIN | i | TODO |
| HIPEXTRACLKIN | | 0-1 | DCMUX | p | TODO |
| HIPEXTRACLKIN | | 0-1 | GOUT | p | TODO |
| HIPEXTRACLKOUT | | 0-1 | GIN | i | TODO |
| HIPEXTRAIN | | 0-29 | GOUT | p | TODO |

continues on next page

Table 14 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------------------------|----------|-----------|-----------------|----------|---------------|
| HIPEXTRAOUT | | 0-29 | GIN | i | TODO |
| HIPARTIALRECONFIGN | | | GOUT | p | TODO |
| HOTRSTEXIT | | | GIN | i | TODO |
| INTERFACESEL | | | GOUT | p | TODO |
| INTSTATUS | | 0-3 | GIN | i | TODO |
| L2EXIT | | | GIN | i | TODO |
| LANEACT | | 0-3 | GIN | i | TODO |
| LMIACK | | | GIN | i | TODO |
| LMIADDR | | 0-14 | GOUT | p | TODO |
| LMIDIN | | 0-31 | GOUT | p | TODO |
| LMIDOUT | | 0-31 | GIN | i | TODO |
| LMIRDEN | | | GOUT | p | TODO |
| LMIWREN | | | GOUT | p | TODO |
| LTSSML0STATE | | | GIN | i | TODO |
| PCIERR | | 0-15 | GOUT | p | TODO |
| PHYRST | | | GOUT | p | TODO |
| PHYSRST | | | GOUT | p | TODO |
| PLDCLK | | | DCMUX | p | TODO |
| PLDCLK | | | GOUT | p | TODO |
| PLDCLKINUSE | | | GIN | i | TODO |
| PLDCLRHIPN | | | GOUT | p | TODO |
| PLDCLRPCSHIPN | | | GOUT | p | TODO |
| PLDCLRPMAPCSHIPN | | | GOUT | p | TODO |
| PLDCOREREADY | | | GOUT | p | TODO |
| PLDPERSTN | | | GOUT | p | TODO |
| PLDRST | | | GOUT | p | TODO |
| PLDSRST | | | GOUT | p | TODO |
| PMODE | | 0-1 | GOUT | p | TODO |
| R2CERREXT | | | GIN | i | TODO |
| RESETSTATUS | | | GIN | i | TODO |
| RXBARDECFCNUMVC0 | | 0-2 | GIN | i | TODO |
| RXBARDECVC0 | | 0-7 | GIN | i | TODO |
| RXBEVC0 | 0-1 | 0-7 | GIN | i | TODO |
| RXDATAVC0 | 0-1 | 0-63 | GIN | i | TODO |
| RXEOPVC0 | 0-1 | | GIN | i | TODO |
| RXERRVC0 | | | GIN | i | TODO |
| RXFIFOEMPTYVC0 | | | GIN | i | TODO |
| RXFIFOFULLVC0 | | | GIN | i | TODO |
| RXFIFORDPVC0 | | 0-3 | GIN | i | TODO |
| RXFIFOWRPVC0 | | 0-3 | GIN | i | TODO |
| RXMASKVC0 | | | GOUT | p | TODO |
| RXREADYVC0 | | | GOUT | p | TODO |
| RXSOPVC0 | 0-1 | | GIN | i | TODO |
| RXVALIDVC0 | | | GIN | i | TODO |
| SCANENN | | | GOUT | p | TODO |
| SCANMODEN | | | GOUT | p | TODO |
| SERROUT | | | GIN | i | TODO |
| SERSHIFTLOAD | | | GOUT | p | TODO |
| SUCCESSFULSPEEDNEGOTIATIONINT | | | GIN | i | TODO |

continues on next page

Table 14 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------------|----------|-----------|-----------------|----------|---------------|
| SWDNIN | | 0-2 | GOUT | p | TODO |
| SWDNWAKE | | | GIN | i | TODO |
| SWUPHOTRST | | | GIN | i | TODO |
| SWUPIN | | 0-6 | GOUT | p | TODO |
| TESTINHIP | | 0-39 | GOUT | p | TODO |
| TESTOUTHIP | | 0-63 | GIN | i | TODO |
| TLAERMSINUM | | 0-4 | GOUT | p | TODO |
| TLAPPINTAACK | | | GIN | i | TODO |
| TLAPPINTAFUNCNUM | | 0-2 | GOUT | p | TODO |
| TLAPPINTASTS | | | GOUT | p | TODO |
| TLAPPINTBACK | | | GIN | i | TODO |
| TLAPPINTBFUNCNUM | | 0-2 | GOUT | p | TODO |
| TLAPPINTBSTS | | | GOUT | p | TODO |
| TLAPPINTCACK | | | GIN | i | TODO |
| TLAPPINTCFUNCNUM | | 0-2 | GOUT | p | TODO |
| TLAPPINTCSTS | | | GOUT | p | TODO |
| TLAPPINTDACK | | | GIN | i | TODO |
| TLAPPINTDFUNCNUM | | 0-2 | GOUT | p | TODO |
| TLAPPINTDSTS | | | GOUT | p | TODO |
| TLAPPMISIACK | | | GIN | i | TODO |
| TLAPPMISIFUNC | | 0-2 | GOUT | p | TODO |
| TLAPPMISINUM | | 0-4 | GOUT | p | TODO |
| TLAPPMISIREQ | | | GOUT | p | TODO |
| TLAPPMISITC | | 0-2 | GOUT | p | TODO |
| TLCFGADD | | 0-6 | GIN | i | TODO |
| TLCFGCTL | | 0-31 | GIN | i | TODO |
| TLCFGCTLWR | | | GIN | i | TODO |
| TLCFGSTS | | 0-122 | GIN | i | TODO |
| TLCFGSTSWR | | | GIN | i | TODO |
| TLHPGCTRLER | | 0-4 | GOUT | p | TODO |
| TLPEXMSINUM | | 0-4 | GOUT | p | TODO |
| TLPMAUXPWR | | | GOUT | p | TODO |
| TLPMDATA | | 0-9 | GOUT | p | TODO |
| TLPMETOCR | | | GOUT | p | TODO |
| TLPMETOSR | | | GIN | i | TODO |
| TLPMEVENT | | | GOUT | p | TODO |
| TLPMEVENTFUNC | | 0-2 | GOUT | p | TODO |
| TL SLOTCLKCFG | | | GOUT | p | TODO |
| TXCREDDATAFCCP | | 0-11 | GIN | i | TODO |
| TXCREDDATAFCNP | | 0-11 | GIN | i | TODO |
| TXCREDDATAFCP | | 0-11 | GIN | i | TODO |
| TXCREDFCHIPCONS | | 0-5 | GIN | i | TODO |
| TXCREDFCINFINITE | | 0-5 | GIN | i | TODO |
| TXCREDHDRFCCP | | 0-7 | GIN | i | TODO |
| TXCREDHDRFCNP | | 0-7 | GIN | i | TODO |
| TXCREDHDRFCP | | 0-7 | GIN | i | TODO |
| TXCREDVCO | | 0-35 | GIN | i | TODO |
| TXDATAVC0 | 0-1 | 0-63 | GOUT | p | TODO |
| TXEOPVC0 | 0-1 | | GOUT | p | TODO |

continues on next page

Table 14 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|----------------|----------|-----------|-----------------|----------|---------------|
| TXERRVC0 | | | GOUT | p | TODO |
| TXFIFOEMPTYVC0 | | | GIN | i | TODO |
| TXFIFOFULLVC0 | | | GIN | i | TODO |
| TXFIFORDPVC0 | | 0-3 | GIN | i | TODO |
| TXFIFOWRPVC0 | | 0-3 | GIN | i | TODO |
| TXREADYVC0 | | | GIN | i | TODO |
| TXSOPVC0 | 0-1 | | GOUT | p | TODO |
| TXVALIDVC0 | | | GOUT | p | TODO |
| WAKEOEN | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | D |
|--------------------|----------|-----------|-----|---|----|
| EIDLEINFERSEL | 0-3 | 0-2 | > | HSSI:SMRT_PACK_HIP_EIDLE_INFER_SEL | TO |
| FREFCLK | 0-3 | | < | HSSI:SMRT_PACK_HIP_FREF_CLK | TO |
| FREFCLK | 4 | | < | HSSI:SMRT_PACK_HIP_FREF_CLK2 | TO |
| PCLKCH | 0-1 | | < | HSSI:SMRT_PACK_HIP_PCLK_C | TO |
| PHYSTATUS | 0-3 | | < | HSSI:SMRT_PACK_HIP_PHYSTATUS | TO |
| PLLFIXEDCLK | 0-1 | | < | HSSI:SMRT_PACK_HIP_PLL_FIXED_CLK_C | TO |
| POWERDOWN | 0-3 | 0-1 | > | HSSI:SMRT_PACK_HIP_POWERDOWN | TO |
| RATE | 0-3 | | > | HSSI:SMRT_PACK_HIP_RATE | TO |
| RATE | 4 | | > | HSSI:SMRT_PACK_HIP_RATE2 | TO |
| RXDATA | 0-3 | 0-7 | < | HSSI:SMRT_PACK_HIP_RX_DATA | TO |
| RXDATAK | 0-3 | | < | HSSI:SMRT_PACK_HIP_RX_DATAK | TO |
| RXELECIDLE | 0-3 | | < | HSSI:SMRT_PACK_HIP_RXELECIDLE | TO |
| RXFREQLOCKED | 0-3 | | < | HSSI:SMRT_PACK_HIP_RXFREQLOCKED | TO |
| RXFREQTXCMUPLLLOCK | 0-3 | | < | HSSI:SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK | TO |
| RXFREQTXCMUPLLLOCK | 4 | | < | HSSI:SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK2 | TO |
| RXPCSRSTN | 4 | | > | HSSI:SMRT_PACK_HIP_RX_PCS_RST2_N | TO |
| RXPCSRSTN | 0-3 | | > | HSSI:SMRT_PACK_HIP_RX_PCS_RST_N | TO |
| RXPLLPHASELOCK | 0-3 | | < | HSSI:SMRT_PACK_HIP_RX_PLL_PHASE_LOCK | TO |
| RXPLLPHASELOCK | 4 | | < | HSSI:SMRT_PACK_HIP_RX_PLL_PHASE_LOCK2 | TO |
| RXPMARSTB | 4 | | > | HSSI:SMRT_PACK_HIP_RX_PMA_RST2B | TO |
| RXPMARSTB | 0-3 | | > | HSSI:SMRT_PACK_HIP_RX_PMA_RSTB | TO |
| RXPOLARITY | 0-3 | | > | HSSI:SMRT_PACK_HIP_RXPOLARITY | TO |
| RXSTATUS | 0-3 | 0-2 | < | HSSI:SMRT_PACK_HIP_RXSTATUS | TO |
| RXVALID | 0-3 | | < | HSSI:SMRT_PACK_HIP_RXVALID | TO |
| TXCOMPL | 0-3 | | > | HSSI:SMRT_PACK_HIP_TXCOMPL | TO |
| TXDATA | 0-3 | 0-7 | > | HSSI:SMRT_PACK_HIP_TXDATA | TO |
| TXDATAK | 0-3 | | > | HSSI:SMRT_PACK_HIP_TXDATAK | TO |
| TXDEEMPH | 0-3 | | > | HSSI:SMRT_PACK_HIP_TX_DEEMPH | TO |
| TXDETECTRX | 0-3 | | > | HSSI:SMRT_PACK_HIP_TXDETECTRX | TO |
| TXELECIDLE | 0-3 | | > | HSSI:SMRT_PACK_HIP_TXELECIDLE | TO |
| TXMARGIN | 0-3 | 0-2 | > | HSSI:SMRT_PACK_HIP_TX_MARGIN | TO |
| TXPCSRSTN | 4 | | > | HSSI:SMRT_PACK_HIP_TX_PCS_RST2_N | TO |
| TXPCSRSTN | 0-3 | | > | HSSI:SMRT_PACK_HIP_TX_PCS_RST_N | TO |
| TXSWING | 0-3 | | > | HSSI:SMRT_PACK_HIP_TX_SWING | TO |

2.4.8 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

| Name | Type | Values | Default | Documentation |
|----------------------------|------|---|---------|---------------|
| A5_COUNTER_INIT | Num | <ul style="list-style-type: none"> • 3 • 12 • 24 • 40 • 48 • 72 • 80 • 96 | 3 | TODO |
| ALOAD_INVERT_EN | Bool | t/f | f | TODO |
| ARMSTRONG_EN | Bool | t/f | f | TODO |
| DE-LAY_CHAIN_GLITCHCTRL_EN | Bool | t/f | f | TODO |
| DE-LAY_CONTROL | Mux | <ul style="list-style-type: none"> • bit7 • static | static | TODO |
| DLL_ADDI_EN | Bool | t/f | f | TODO |
| DLL_INPUT | Mux | <ul style="list-style-type: none"> • vss • sd_pll0 • sd_pll1 • cn_pll0 • cn_pll1 • tb_pll0 • tb_pll1 | vss | TODO |
| DLL_RD_PD | Ram | 0-7 | 0 | TODO |
| JITTER_COUNTER_EN | Bool | t/f | t | TODO |
| JITTER_REDUCE_EN | Bool | t/f | t | TODO |
| RB_CO | Ram | 0-3 | 3 | TODO |
| STATIC_DLL_SETTINGS | Ram | 00-7f | 0 | TODO |
| UPDNEN_EN | Bool | t/f | t | TODO |
| UPNDNIN | Mux | <ul style="list-style-type: none"> • bit4 • core | core | TODO |
| UPNDNIN_EN | Bool | t/f | t | TODO |
| UPND-NIN_INVERT_EN | Bool | t/f | t | TODO |
| UPND-NIN_INV_EN | Bool | t/f | t | TODO |
| UPWNDCORE | Mux | <ul style="list-style-type: none"> • upndn • updnen • up_ndn • refclk | upndn | TODO |
| USE_ALOAD | Bool | t/f | t | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------------|----------|-----------|-----------------|----------|---------------|
| ASYNCH_LOAD | | 0 | GOUT | p | TODO |
| DELAY_CTRL_OUT | | 0-6 | GIN | i | TODO |
| LOCKED | | | GIN | i | TODO |
| UPNDN_IN | | | GOUT | p | TODO |
| UPNDN_IN_CLK_ENA | | | GOUT | p | TODO |
| UPNDN_OUT | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|----------------|----------|-----------|-----|----------------------|---------------|
| CLOCK | | | < | FPLL:PLLDOUT0 | TODO |
| DELAY_CTRL_OUT | | 0-6 | > | DQS16:DELAY_CTRL_IN | TODO |
| DELAY_CTRL_OUT | | 0-6 | > | LVL:CTL_DLL | TODO |
| DQS_UPDATE | | | > | DQS16:DQS_UPDATE_ENA | TODO |

2.4.9 SERPAR

Unclear yet.

| Name | Type | Values | Default | Documentation |
|--------------|------|--|----------|---------------|
| ENSER_SELECT | Mux | <ul style="list-style-type: none"> disabled block_0 block_1 block_2 block_3 | disabled | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------|----------|-----------|-----------------|----------|---------------|
| S2PLOAD | | | GOUT | p | TODO |
| SCANCLK | | | DCMUX | p | TODO |
| SCANENABLE | | | GOUT | p | TODO |

2.4.10 LVL

The Leveling Delay Chain does something linked to the DQS16.

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------|----------|------|---|---------|---------------|
| ADDI_EN | | Bool | t/f | f | TODO |
| CO_DELAY | | Ram | 0-3 | 3 | TODO |
| DLL_SEL | | Ram | 0-1 | 0 | TODO |
| FBOUT0_DELAY | | Ram | 0-3 | 0 | TODO |
| FBOUT0_DELAY_PWR_SVG_EN | | Bool | t/f | t | TODO |
| FBOUT1_DELAY | | Ram | 0-3 | 0 | TODO |
| FBOUT1_DELAY_PWR_SVG_EN | | Bool | t/f | t | TODO |
| PHY-CLK_GATING_DIS | | Bool | t/f | f | TODO |
| PHYCLK_SEL | | Ram | 0-3 | 0 | TODO |
| PHY-CLK_SEL_INV_EN | | Bool | t/f | f | TODO |
| CLK_DELAY | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_DELAY_PWR_SVG_EN | | Bool | t/f | f | TODO |
| CLK_GATING_DIS | 0-3 | Bool | t/f | f | TODO |
| CORE_INV_EN | 0-3 | Bool | t/f | f | TODO |
| DE-LAY_CLK_SEL | 0-3 | Mux | <ul style="list-style-type: none"> core pll | core | TODO |
| PLL_SEL | 0-3 | Num | <ul style="list-style-type: none"> 1-3 | 1 | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|------------------|----------|-----------|-----|--------------------|---------------|
| CTL_DLL | 1-2 | 0-6 | < | DLL:DELAY_CTRL_OUT | TODO |
| FFPLL_CLK | 1-2 | 0-3 | < | CBUF:CLOCK_OUT | TODO |
| FFPLL_CLK | 1-2 | 0-3 | < | CBUF:LVDS_CLKA | TODO |
| FFPLL_CLK | 1-2 | 0-3 | < | CBUF:LVDS_CLKB | TODO |
| LDC_CLKOUT | 0 | 0 | > | DQS16:DQS_2X_CLK_X | TODO |
| LDC_CLKOUT | 1 | 0-3 | > | DQS16:DQS_CLK_X | TODO |
| LDC_CLKOUT | 2 | 0 | > | DQS16:DQ_CLK_X | TODO |
| LDC_CLKOUT | 3 | 0 | > | DQS16:SEQ_HR_CLK_X | TODO |
| PLL_ADDR_CMD_CLK | | | > | HMC:PLLADDRCMDCLK | TODO |
| PLL_AFI_CLK | | | > | HMC:PLLAFICLK | TODO |
| PLL_AVL_CLK | | | > | HMC:PLLAVLCLK | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|---------------|----------|-----------|-----------------|----------|---------------|
| CORE_DQCLK | | | DCMUX | p | TODO |
| CORE_DQS2XCLK | | | DCMUX | p | TODO |
| CORE_DQSClk | | | DCMUX | p | TODO |
| CORE_HRCLK | | | DCMUX | p | TODO |

2.4.11 TERM

The TERM blocks control the On-Chip Termination circuitry

| Name | Type | Values | Default | Documentation |
|------------------|------|--|----------|---------------|
| CALCLR_EN | Bool | t/f | f | TODO |
| CAL_MODE | Mux | <ul style="list-style-type: none"> disabled rs_12_15v rs_18_30v | disabled | TODO |
| CLKENUSR_INV | Bool | t/f | f | TODO |
| ENSERUSR_INV | Bool | t/f | f | TODO |
| INTOSC_2_EN | Bool | t/f | | TODO |
| NCLRUSR_INV | Bool | t/f | f | TODO |
| PLLBIAS_EN | Bool | t/f | f | TODO |
| POWERUP | Bool | t/f | f | TODO |
| RSADJUST_VAL | Mux | <ul style="list-style-type: none"> disabled rsadjust_10 rsadjust_6p5 rsadjust_3 rsadjust_m3 rsadjust_m6 rsadjust_m9 rsadjust_m12 | disabled | TODO |
| RSHIFT_RDOWN_DIS | Bool | t/f | f | TODO |
| RSHIFT_RUP_DIS | Bool | t/f | f | TODO |
| RSMULT_VAL | Mux | <ul style="list-style-type: none"> disabled rsmult_1 rsmult_2 rsmult_3 rsmult_4 rsmult_5 rsmult_6 rsmult_7 rsmult_10 | rsmult_1 | TODO |
| RTADJUST_VAL | Mux | <ul style="list-style-type: none"> disabled rtadjust_2p5v rtad-just_1p5_1p8v | disabled | TODO |
| RTMULT_VAL | Mux | <ul style="list-style-type: none"> disabled rtmult_1 rtmult_2 rtmult_3 rtmult_4 rtmult_5 rtmult_6 | rtmult_1 | TODO |
| SCANEN_INV | Bool | t/f | f | TODO |
| TEST_0_EN | Bool | t/f | f | TODO |
| TEST_1_EN | Bool | t/f | f | TODO |
| TEST_4_EN | Bool | t/f | f | TODO |
| TEST_5_EN | Bool | t/f | f | TODO |
| USER_OCT_INV | Bool | t/f | f | TODO |
| VREFH_LEVEL | Mux | <ul style="list-style-type: none"> vref_m vref_l vref_h | vref_m | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------|----------|-----------|-----------------|----------|---------------|
| CLKENUSR | | | GOUT | p | TODO |
| CLKUSR | | | DCMUX | p | TODO |
| CLKUSRDFTOUT | | | GIN | i | TODO |
| COMPOUTRDN | | | GIN | i | TODO |
| COMPOUTRUP | | | GIN | i | TODO |
| ENSERUSR | | | GOUT | p | TODO |
| NCLRUSR | | | GOUT | p | TODO |
| SCANCLK | | | DCMUX | p | TODO |
| SCANEN | | | GOUT | p | TODO |
| SCANIN | | | GOUT | p | TODO |
| SCANOUT | | | GIN | i | TODO |
| SERDATAFROMCORE | | | GOUT | p | TODO |
| SERDATATOCORE | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|--------------|---------------|
| RZQIN | | | < | GPIO:COMBOUT | TODO |

2.4.12 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

| Name | Instance | Type | Values | Default | Documentation |
|------------------------------|----------|------|--|---------|---------------|
| FPLL_DRV_EN | | Bool | t/f | | TODO |
| FPLL_REFCLK_SEL_IQ_TX_RX_CLK | | Mux | <ul style="list-style-type: none"> iq_tx_rx_clk0 iq_tx_rx_clk1 iq_tx_rx_clk2 iq_tx_rx_clk3 iq_tx_rx_clk4 iq_tx_rx_clk5 pd | pd | TODO |
| FPLL_SEL_IQ_TX_RX_CLK | | Mux | <ul style="list-style-type: none"> iq_tx_rx_clk0 iq_tx_rx_clk1 iq_tx_rx_clk2 pd | pd | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------|----------|------|--|-----------|---------------|
| FPLL_SEL_REF_IQCLK | | Mux | <ul style="list-style-type: none"> • ffpll_top • ref_iqclk0 • ref_iqclk1 • ref_iqclk2 • ref_iqclk3 • ffpll_bot • pd | pd | TODO |
| FPLL_SEL_RX_IQCLK | | Mux | <ul style="list-style-type: none"> • rx_iqclk0 • rx_iqclk1 • rx_iqclk2 • rx_iqclk3 • pd | pd | TODO |
| HCLK_TOP_OUT_DRIVER | | Mux | <ul style="list-style-type: none"> • tristate • up_en • down_en | | TODO |
| SEG-MENTED_0_UP_MUX_SEL | | Mux | <ul style="list-style-type: none"> • other_segmented • pd_1 • ch0_txpll | ch0_txpll | TODO |
| X6_DRIVER_EN | | Bool | t/f | f | TODO |
| AUTO_NEGOTIATION | | Bool | t/f | f | TODO |
| CDR_PLL_ATB | 0-2 | Ram | 0-f | 0 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|--|---------|---------------|
| CDR_PLL_BBPD_CLK0_OFFSET | | Mux | <ul style="list-style-type: none"> • delta_0 • delta_1_left • delta_2_left • delta_3_left • delta_4_left • delta_5_left • delta_6_left • delta_7_left • delta_1_right • delta_2_right • delta_3_right • delta_4_right • delta_5_right • delta_6_right • delta_7_right | delta_0 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|----------|------|--|---------|---------------|
| CDR_PLL_BBPD_CLK180_OFFSET | Mux | | <ul style="list-style-type: none"> • delta_0 • delta_1_left • delta_2_left • delta_3_left • delta_4_left • delta_5_left • delta_6_left • delta_7_left • delta_1_right • delta_2_right • delta_3_right • delta_4_right • delta_5_right • delta_6_right • delta_7_right | delta_0 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------------|----------|------|--|---------|---------------|
| CDR_PLL_BBPD_CLK270_OFFSETMux | | | <ul style="list-style-type: none"> • delta_0 • delta_1_left • delta_2_left • delta_3_left • delta_4_left • delta_5_left • delta_6_left • delta_7_left • delta_1_right • delta_2_right • delta_3_right • delta_4_right • delta_5_right • delta_6_right • delta_7_right | delta_0 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- tion |
|--------------------------------|----------|------|--|---------|--------------------|
| CDR_PLL_BBPD_CLK90_OFFSET | | Mux | <ul style="list-style-type: none"> • delta_0 • delta_1_left • delta_2_left • delta_3_left • delta_4_left • delta_5_left • delta_6_left • delta_7_left • delta_1_right • delta_2_right • delta_3_right • delta_4_right • delta_5_right • delta_6_right • delta_7_right | delta_0 | TODO |
| CDR_PLL_BBPD_SEL | | Mux | <ul style="list-style-type: none"> • normal • testmux | normal | TODO |
| CDR_PLL_CGB_CLK_EN | | Bool | t/f | f | TODO |
| CDR_PLL_CLOCK_EN | | Bool | t/f | f | TODO |
| CDR_PLL_COUNTER_PD_CLK_DISABLE | | Bool | t/f | f | TODO |
| CDR_PLL_CPUMP_CURRENT_TEST | | Mux | <ul style="list-style-type: none"> • normal • disable • test_down • test_up | normal | TODO |
| CDR_PLL_CPUMP_A_BYPASS_EN | | Bool | t/f | f | TODO |
| CDR_PLL_DIAG_REV_LOOPBACK | | Bool | t/f | f | TODO |
| CDR_PLL_FAST_CLOCK_MODE_EN | | Bool | t/f | t | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------------|----------|------|---|---------|---------------|
| CDR_PLL_FB_SED-2 | | Mux | <ul style="list-style-type: none"> vco_clk external_clk | vco_clk | TODO |
| CDR_PLL_FREF_DPM_DIV2_EN | | Bool | t/f | f | TODO |
| CDR_PLL_GPON_DETECTION_EN | | Bool | t/f | f | TODO |
| CDR_PLL_IGNORE_2PHASELOCK_EN | | Bool | t/f | f | TODO |
| CDR_PLL_LEVSHIFT_POWER_TAP | | Ram | 0-3 | 1 | TODO |
| CDR_PLL_L_COUNTER | | Num | <ul style="list-style-type: none"> 1-2 4 8 | 1 | TODO |
| CDR_PLL_M_COUNTER | | Num | <ul style="list-style-type: none"> 0 4-5 8 10 12 16 20 25 32 40 50 | 20 | TODO |
| CDR_PLL_ON | 0-2 | Bool | t/f | f | TODO |
| CDR_PLL_PCIE_FREQ_MHZ | | Num | <ul style="list-style-type: none"> 100 125 | 100 | TODO |
| CDR_PLL_PD_COMP_CURRENT | | Num | <ul style="list-style-type: none"> 5 10 20 30 40 | 5 | TODO |
| CDR_PLL_PD_L_COUNTER | | Num | <ul style="list-style-type: none"> 1-2 4 8 | 1 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------------|----------------------------|------|---|---------|---------------|
| CDR_PLL_PFD_CURRENT | CDR2MP_CURRENT | Num | <ul style="list-style-type: none"> • 5 • 10 • 20 • 30 • 40 • 50 • 60 • 80 • 100 • 120 | 20 | TODO |
| CDR_PLL_REF_DIV | CDR2_DIV | Num | <ul style="list-style-type: none"> • 1-2 • 4 • 8 | 1 | TODO |
| CDR_PLL_REGULATOR_INC_PCT | CDR2_REGULATOR_INC_PCT | Mux | <ul style="list-style-type: none"> • p0 • p5 • p10 • p15 • p20 • p25 • disabled | p5 | TODO |
| CDR_PLL_REPLICA2_BIAS_DIS | CDR2_REPLICA2_BIAS_DIS | Bool | t/f | f | TODO |
| CDR_PLL_RESERVED_LOOPBACK_EN | CDR2_RESERVED_LOOPBACK_EN | Bool | t/f | f | TODO |
| CDR_PLL_RIPPLE_CAP_CTRL_EN | CDR2_RIPPLE_CAP_CTRL_EN | Bool | t/f | f | TODO |
| CDR_PLL_RXPLL0_PD_BW_CTRL | CDR2_RXPLL0_PD_BW_CTRL | Num | <ul style="list-style-type: none"> • 170 • 240 • 300 • 600 | 300 | TODO |
| CDR_PLL_RXPLL0_PFD_BW_CTRL | CDR2_RXPLL0_PFD_BW_CTRL | Num | <ul style="list-style-type: none"> • 1600 • 3200 • 4800 • 6400 | 3200 | TODO |
| CDR_PLL_TXPLL0_HCLK_DRIVER_EN | CDR2_TXPLL0_HCLK_DRIVER_EN | Bool | t/f | f | TODO |
| CDR_PLL_VCO_AUTO_RESET_EN | CDR2_VCO_AUTO_RESET_EN | Bool | t/f | t | TODO |
| CDR_PLL_VCO_OVERANGE_REF | CDR2_VCO_OVERANGE_REF | Ram | 0-3 | 2 | TODO |
| CDR_PLL_VLOCK_MONITOR | CDR2_VLOCK_MONITOR | Mux | <ul style="list-style-type: none"> • mon_clk • mon_data | mon_clk | TODO |
| CVP_EN | 0-2 | Bool | t/f | f | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------------|----------|------|--|---------|---------------|
| DPRIO_REG_PLD042MA_IF_BADDR | | Ram | 000-7ff | | TODO |
| FORCE_MDIO_DISABLE_CSR_END | | Bool | t/f | f | TODO |
| HCLK_PCS_DRIVER_EN | | Bool | t/f | f | TODO |
| INT_EARLY_EIOS_SEL | | Mux | <ul style="list-style-type: none"> • pcs • core | pcs | TODO |
| INT_FFCLK_EN | 0-2 | Bool | t/f | f | TODO |
| INT_LTR_SEL | 0-2 | Mux | <ul style="list-style-type: none"> • pcs • core | pcs | TODO |
| INT_PCIE_SWITCH042SEL | | Mux | <ul style="list-style-type: none"> • pcs • core | pcs | TODO |
| INT_TXDERECTORX2SEL | | Mux | <ul style="list-style-type: none"> • pcs • core | pcs | TODO |
| INT_TX_ELEC_IDLE_SEL | | Mux | <ul style="list-style-type: none"> • pcs • core | pcs | TODO |
| IQ_CLK_TO_CH20SEL | | Mux | <ul style="list-style-type: none"> • ffpll_top • ffpll_bot • ref_clk0 • ref_clk1 • ref_clk2 • ref_clk3 • rx_clk0 • rx_clk1 • rx_clk2 • rx_clk3 • pd_pma | pd_pma | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------|-----------------|------|--|----------|---------------|
| IQ_TX_RX_CLK_AB_SEL | AB_SEL | Mux | <ul style="list-style-type: none"> a_pma_rx_b_pma_rx a_pcs_rx_b_pcs_rx a_pma_tx_b_pma_rx a_pcs_tx_b_pcs_tx a_tri_b_pcs_rx a_tri_b_pcs_tx a_pcs_tx_b_tri tristate | tristate | TODO |
| IQ_TX_RX_TO_CLK2_FB | CLK2_FB | Mux | <ul style="list-style-type: none"> clk0 clk1 clk2 pd | pd | TODO |
| PCLK0_SEL | 0-2 | Ram | 0-7 | 0 | TODO |
| PCLK1_SEL | 0-2 | Ram | 0-7 | 0 | TODO |
| PCLK_SEL | 0-2 | Mux | <ul style="list-style-type: none"> a_pma_rx_b_pma_rx a_pcs_rx_b_pcs_rx a_pma_tx_b_pma_rx a_pcs_tx_b_pcs_tx a_tri_b_pcs_rx a_tri_b_pcs_tx a_pcs_tx_b_tri tristate | tristate | TODO |
| RX_BIT_SLIP_BYPASS_EN | PASS_EN | Bool | t/f | t | TODO |
| RX_BUF_RX_ATTEN | 0-2 | Ram | 0-f | 0 | TODO |
| RX_BUF_SD_3DBW_GAIN_EN | 3DBW_GAIN_EN | Bool | t/f | f | TODO |
| RX_BUF_SD_CDCLK_TO_CGB_EN | CDCLK_TO_CGB_EN | Bool | t/f | f | TODO |
| RX_BUF_SD_DIAG_LOOPBACK | DIAG_LOOPBACK | Bool | t/f | f | TODO |
| RX_BUF_SD_EN | 0-2 | Bool | t/f | f | TODO |
| RX_BUF_SD_HAIF2BW_EN | HAIF2BW_EN | Bool | t/f | f | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- tion |
|---------------|----------|------|--|---------|--------------------|
| RX_BUF_SD_OFF | F0-2 | Mux | <ul style="list-style-type: none"> • divrx_1 • divrx_2 • divrx_3 • divrx_4 • divrx_5 • divrx_6 • divrx_7 • divrx_8 • divrx_9 • divrx_10 • divrx_11 • divrx_12 • divrx_13 • divrx_14 • re-served_off_1 • re-served_off_2 • off_on_tx_divrx_1 • off_on_tx_divrx_2 • off_on_tx_divrx_3 • off_on_tx_divrx_4 • off_on_tx_divrx_5 • off_on_tx_divrx_6 • off_on_tx_divrx_7 • off_on_tx_divrx_8 • off_on_tx_divrx_9 • off_on_tx_divrx_10 • off_on_tx_divrx_11 • off_on_tx_divrx_12 • off_on_tx_divrx_13 • off_on_tx_divrx_14 | divrx_2 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|---|---------|---------------|
| RX_BUF_SD_ON | 0-2 | Mux | <ul style="list-style-type: none"> • pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • re-served_on_1 • re-served_on_2 • force_on | pulse_6 | TODO |
| RX_BUF_SD_RX_GAIN_A | 0 | Mux | <ul style="list-style-type: none"> • v0 • v0p5 • v0p75 • v1 | v0 | TODO |
| RX_BUF_SD_RX_GAIN_V | 0 | Mux | <ul style="list-style-type: none"> • v0 • v0p5 • v0p75 • v1 | v1 | TODO |
| RX_BUF_SD_RX_CLK_DIV2_EN | 0 | Bool | t/f | f | TODO |
| RX_BUF_SD_RX_REFCLK_EN | 0 | Bool | t/f | f | TODO |
| RX_BUF_SD_TERM2_SEL | 0 | Mux | <ul style="list-style-type: none"> • external • r150ohm • r120ohm • r100ohm • r85ohm | r100ohm | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------|----------|------|--|---------|---------------|
| RX_BUF_SD_THRESHOLD_MV | 0-2 | Num | <ul style="list-style-type: none"> • 15 • 20 • 25 • 30 • 35 • 40 • 45 • 50 | 30 | TODO |
| RX_BUF_SD_VCM_SEL | 0-2 | Mux | <ul style="list-style-type: none"> • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80 • pull_down_strong • pull_down_weak • pull_up_strong • pull_up_weak | v0p80 | TODO |
| RX_BUF_SX_PDB0_EN | 0-2 | Bool | t/f | f | TODO |
| RX_BUF_VCM_CURRENT_ADD | 0-2 | Ram | 0-3 | 1 | TODO |
| RX_DESER_CLK_SEL | 0-2 | Mux | <ul style="list-style-type: none"> • or_cal • lc • pld | or_cal | TODO |
| RX_DESER_REVERSE_LOOPBACK | 0-2 | Mux | <ul style="list-style-type: none"> • rx • cdr | rx | TODO |
| RX_EN | 0-2 | Bool | t/f | f | TODO |
| RX_MODE_BITS | 0-2 | Num | <ul style="list-style-type: none"> • 8 • 10 • 16 • 20 | 8 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------------|----------|------|--|---------------|---------------|
| RX_SDCLK_EN | 0-2 | Bool | t/f | f | TODO |
| RX_VCO_BYPASS | 0-2 | Mux | <ul style="list-style-type: none"> • clklow • freq • normal • normal_dont_care | normal | TODO |
| TX_BUF_CML_EN | 0-2 | Bool | t/f | f | TODO |
| TX_BUF_COMMON_MODE_DRIVER_SEL | 0-2 | Mux | <ul style="list-style-type: none"> • grounded • pull_down • pull_up • pull_up_vccela • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80 | v0p65 | TODO |
| TX_BUF_DFT_SEL | 0-2 | Mux | <ul style="list-style-type: none"> • vod_en_lsb • vod_en_msb • po1_en • disabled • pre_en_po2_en | pre_en_po2_en | TODO |
| TX_BUF_DRIVER_RESOLUTION_CTRL | 0-2 | Mux | <ul style="list-style-type: none"> • combination • disabled • offset_main • offset_po1 | offset_main | TODO |
| TX_BUF_EN | 0-2 | Bool | t/f | f | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|----------|------|---|---------|---------------|
| TX_BUF_FIR_COEFF_SEL | | Mux | <ul style="list-style-type: none"> ram dynamic | ram | TODO |
| TX_BUF_LOCAL_100_CTL | | Mux | <ul style="list-style-type: none"> r49ohm r29ohm r42ohm r22ohm | r29ohm | TODO |
| TX_BUF_LST_ATTEN-2 | | Ram | 0-f | 0 | TODO |
| TX_BUF_RX_DETECT_MODE | | Ram | 0-f | 0 | TODO |
| TX_BUF_RX_DETECT_PDB_EN | | Bool | t/f | f | TODO |
| TX_BUF_SLEW_RATE_CTRL | | Num | <ul style="list-style-type: none"> 15 30 50 90 160 | 30 | TODO |
| TX_BUF_SWING_BOOST_DIS | | Bool | t/f | f | TODO |
| TX_BUF_TERM_SEL | | Mux | <ul style="list-style-type: none"> r150ohm r120ohm r100ohm r85ohm external | r100ohm | TODO |
| TX_BUF_VCM_CURRENT_ADD | | Ram | 0-3 | 1 | TODO |
| TX_BUF_VOD_BOOST_DIS | | Bool | t/f | f | TODO |
| TX_BUF_VOD_SW_2ST_POST_TAP | | Ram | 00-1f | 0 | TODO |
| TX_BUF_VOD_SW_MAIN_TAP | | Ram | 00-3f | 0 | TODO |
| TX_CGB_CLK_MUTE | | Mux | <ul style="list-style-type: none"> disable enable_mute enable_mute_master_channel | disable | TODO |
| TX_CGB_COUNTER_RESET_EN | | Bool | t/f | f | TODO |
| TX_CGB_ENABLE-2 | | Bool | t/f | f | TODO |
| TX_CGB_FREF_VCO_BYPASS | | Bool | t/f | f | TODO |
| TX_CGB_MUX_POWER_DOWN | | Bool | t/f | f | TODO |
| TX_CGB_PCIE_RESET | | Mux | <ul style="list-style-type: none"> normal pcie | normal | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|----------|------|--|--------------|---------------|
| TX_CGB_RX_IQCLK_SEL | 0-2 | Mux | <ul style="list-style-type: none"> cgb_x1_m_div rx_output tristate | tristate | TODO |
| TX_CGB_SYNC | 0-2 | Mux | <ul style="list-style-type: none"> normal sync_rst | sync_rst | TODO |
| TX_CGB_X1_CLOCK_SOURCE_SEL | | Mux | <ul style="list-style-type: none"> up_segmented down_segmented ffpll ch1_txpll_t ch2_txpll_b same_ch_txpll hf-clk_xn_up hf-clk_cn1_x6_dn hf-clk_xn_dn hf-clk_ch1_x6_up | up_segmented | TODO |
| TX_CGB_X1_DIV0M_SEL | | Num | <ul style="list-style-type: none"> 1-2 4 8 | 1 | TODO |
| TX_CGB_XN_CLOCK_SOURCE_SEL | | Mux | <ul style="list-style-type: none"> xn_up ch1_x6_dn xn_dn ch1_x6_up cgb_x1_m_div | cgb_x1_m_div | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------------------|--------------|------|---|-----------------|---------------|
| TX_MODE_BITS | 0-2 | Num | <ul style="list-style-type: none"> • 8 • 10 • 16 • 20 • 80 | 8 | TODO |
| TX_SER_CLK_DIV2 | TX_DESKEW | Ram | 0-f | 0 | TODO |
| TX_SER_DUTY_CYCLE_TIME | CYCLE_TIME | Ram | 0-7 | 3 | TODO |
| TX_SER_FORCED_DATA_MODE_EN | DATA_MODE_EN | Bool | t/f | f | TODO |
| TX_SER_POST_TAP2_1_EN | TAP2_1_EN | Bool | t/f | f | TODO |
| TX_VREF_ES_TAP2 | 0-2 | Mux | <ul style="list-style-type: none"> • vref_10r_ov_18r • vref_11r_ov_19r • vref_12r_ov_20r • vref_13r_ov_21r • vref_14r_ov_22r | vref_12r_ov_20r | TODO |
| REF_IQCLK_BUF0EN | 0EN | Bool | t/f | f | TODO |
| RX_IQCLK_BUF0EN | 0EN | Bool | t/f | f | TODO |
| FF-PLL_IQTXRXCLK_DIRECTION | 0-5 | Mux | <ul style="list-style-type: none"> • tristate • up • down | tristate | TODO |
| FF-PLL_IQCLK_DIRECTION | 0-1 | Mux | <ul style="list-style-type: none"> • tristate • up • down | | TODO |
| CLK-BUF_DIV2_EN | | Bool | t/f | f | TODO |
| CLK-BUF_LVPECL_DIS | | Bool | t/f | t | TODO |
| CLK-BUF_TERM_DIS | | Bool | t/f | t | TODO |
| CLK-BUF_VCM_PUP | | Mux | <ul style="list-style-type: none"> • tristate • vcc | tristate | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------|----------|------|---|---------------|---------------|
| SEG-MENTED_0_DOWN_MUX_SEL | | Mux | <ul style="list-style-type: none"> • ch2_txpll • other_segmented • pd_1 | pd_1 | TODO |
| SEG-MENTED_1_DOWN_MUX_SEL | | Mux | <ul style="list-style-type: none"> • fpllin • mux1 • ch0_txpll • pd_2 | pd_2 | TODO |
| SEG-MENTED_1_UP_MUX_SEL | | Mux | <ul style="list-style-type: none"> • fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_bot • ch1_txpll_top | ch1_txpll_top | TODO |
| XN_DN_SEL | | Mux | <ul style="list-style-type: none"> • xn_dn • x6_up • x6_dn • pd_xn_dn | pd_xn_dn | TODO |
| XN_UP_SEL | | Mux | <ul style="list-style-type: none"> • xn_up • x6_up • x6_dn • pd_xn_up | pd_xn_up | TODO |
| CLK-BUF_DIV2_EN | | Bool | t/f | f | TODO |
| CLK-BUF_LVPECL_DIS | | Bool | t/f | t | TODO |
| CLK-BUF_TERM_DIS | | Bool | t/f | t | TODO |
| CLK-BUF_VCM_PUP | | Mux | <ul style="list-style-type: none"> • tristate • vcc | tristate | TODO |
| SEG-MENTED_0_DOWN_MUX_SEL | | Mux | <ul style="list-style-type: none"> • ch2_txpll • other_segmented • pd_1 | pd_1 | TODO |

continues on next page

Table 16 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------|----------|------|---|-----------|---------------|
| SEG-MENTED_1_DOWN_MUX_SEL | | Mux | <ul style="list-style-type: none"> • ch1_txpll_bot • ch1_txpll_top • fpllin • mux2 • ch0_txpll • pd_2 | pd_2 | TODO |
| SEG-MENTED_1_UP_MUX_SEL | | Mux | <ul style="list-style-type: none"> • fpllin • mux2 • pd_2 • ch2_txpll | ch2_txpll | TODO |

2.4.13 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

What triggers the bypass is unclear, but the default configuration is in bypass mode. When bypassed a direct connection is established between two pnodes with the same coordinates and only a different port type. The source ports DDIOPHYDQDIN are connected to IOINTDQDIN, routing the inputs to the chip, while the source ports IOINT* are connected to the corresponding PHYDDIO* ports.

TODO: everything

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|---|-------------------|---------------|
| AC_DELAY_EN | | Ram | 0-3 | 0 | TODO |
| ADDR_ORDER | | Mux | <ul style="list-style-type: none"> • chip_row_bank_col • chip_bank_row_col • row_chip_bank_col | chip_row_bank_col | TODO |
| ATTR_COUNTER_ONE_MASK | | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTER_ONE_MATCH | | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTER_ONE_RESET | | Ram | 0-1 | 0 | TODO |
| ATTR_COUNTER_ZERO_MASK | | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTER_ZERO_MATCH | | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTER_ZERO_RESET | | Ram | 0-1 | 0 | TODO |
| ATTR_DEBUG_SELECT_BYTE | | Ram | 32 bits | 0 | TODO |
| ATTR_STATIC_CONFIG_VALID | | Bool | t/f | f | TODO |
| A_CSR_ATPG_EN | | Bool | t/f | f | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------------|----------|------|---|---------|---------------|
| A_CSR_LPDDR_DIS | | Bool | t/f | f | TODO |
| A_CSR_PIPELINE_GLOBAL_ENABLE | | Bool | t/f | f | TODO |
| A_CSR_RESET_DELAY_EN | | Bool | t/f | f | TODO |
| A_CSR_WRAP_BC_EN | | Bool | t/f | f | TODO |
| CAL_REQ | | Bool | t/f | f | TODO |
| CFG_BURST_LENGTH | | Num | <ul style="list-style-type: none"> • 0 • 2 • 4 • 8 • 16 | 0 | TODO |
| CFG_INTERFACE_WIDTH | | Num | <ul style="list-style-type: none"> • 0 • 8 • 16 • 24 • 32 • 40 | 0 | TODO |
| CFG_SELF_REFRESH_EXIT_CYCLES | | Num | <ul style="list-style-type: none"> • 0 • 37 • 44 • 52 • 59 • 74 • 88 • 200 • 512 | 0 | TODO |
| CFG_STARVE_LIMIT | | Ram | 00-3f | 0 | TODO |
| CFG_TYPE | | Mux | <ul style="list-style-type: none"> • ddr • ddr2 • ddr3 • lpddr • lpddr2 | ddr | TODO |
| CLR_INTR | | Bool | t/f | f | TODO |
| CTL_ECC_ENABLED | | Bool | t/f | f | TODO |
| CTL_ECC_RMW_ENABLED | | Bool | t/f | f | TODO |
| CTL_REGDIMM_ENABLED | | Bool | t/f | f | TODO |
| CTL_USR_REFRESH | | Bool | t/f | f | TODO |
| DATA_WIDTH | | Num | <ul style="list-style-type: none"> • 16 • 32 • 64 | 16 | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-------------------------------------|----------|------|-----------|---------|---------------|
| DBE_INTR | | Bool | t/f | f | TODO |
| DDIO_ADDR_EN | | Ram | 0000-ffff | 0 | TODO |
| DDIO_BA_EN | | Ram | 0-7 | 0 | TODO |
| DDIO_CAS_N_EN | | Bool | t/f | f | TODO |
| DDIO_CKE_EN | | Ram | 0-3 | 0 | TODO |
| DDIO_CS0_N_EN | | Ram | 0-3 | 0 | TODO |
| DDIO_DM_EN | | Ram | 00-1f | 0 | TODO |
| DDIO_DQSB_EN | | Ram | 00-1f | 0 | TODO |
| DDIO_DQSLOGIC_EN | | Ram | 00-1f | 0 | TODO |
| DDIO_DQS_EN | | Ram | 00-1f | 0 | TODO |
| DDIO_DQ_EN | | Ram | 45 bits | 0 | TODO |
| DDIO_MEM_CLK_EN | | Bool | t/f | f | TODO |
| DDIO_MEM_CLK_N_EN | | Bool | t/f | f | TODO |
| DDIO_ODT_EN | | Ram | 0-3 | 0 | TODO |
| DDIO_RAS_N_EN | | Bool | t/f | f | TODO |
| DDIO_RESET_N_EN | | Bool | t/f | f | TODO |
| DDIO_WE_N_EN | | Bool | t/f | f | TODO |
| DE-LAY_BONDING | | Ram | 0-3 | 0 | TODO |
| DFX_BYPASS_ENABLE | | Bool | t/f | f | TODO |
| DIS-ABLE_MERGING | | Bool | t/f | f | TODO |
| DQA_DELAY_EN | | Ram | 0-3 | 0 | TODO |
| DQS-LOGIC_DELAY_EN | | Ram | 0-3 | 0 | TODO |
| DQ_DELAY_EN | | Ram | 0-3 | 0 | TODO |
| EN-ABLE_ATPG | | Bool | t/f | f | TODO |
| EN-ABLE_BONDING_WRAPBACK | | Bool | t/f | f | TODO |
| EN-ABLE_BURST_INTERRUPT | | Bool | t/f | f | TODO |
| EN-ABLE_BURST_TERMINATE | | Bool | t/f | f | TODO |
| EN-ABLE_DQS_TRACKING | | Bool | t/f | f | TODO |
| EN-ABLE_ECC_CODE_OVERWRITES | | Bool | t/f | f | TODO |
| EN-ABLE_INTR | | Bool | t/f | f | TODO |
| EN-ABLE_NO_DM | | Bool | t/f | f | TODO |
| EN-ABLE_PIPELINEGLOBAL | | Bool | t/f | f | TODO |
| EX-TRA_CTL_CLK_ACT_TO_ACT | | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK | | Ram | 0-f | 0 | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------|--------------------|------|--------|---------|---------------|
| EX-TRA_CTL_CLK | ACT_TO_PCH | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | ACT_TO_RDWR | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | ARF_PERIOD | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | ARF_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | FOUR_ACT_TO_ACT | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | PCH_ALL_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | PCH_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | PDN_PERIOD | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | PDN_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_AP_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_TO_PCH | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_TO_RD | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_TO_RD_DIFF_CHIP | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_TO_WR | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_TO_WR_BC | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | RD_TO_WR_DIFF_CHIP | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | SRF_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | SRF_TO_ZQ_CAL | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | WR_AP_TO_VALID | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | WR_TO_PCH | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | WR_TO_RD | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | WR_TO_RD_BC | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | WR_TO_RD_DIFF_CHIP | Ram | 0-f | 0 | TODO |
| EX-TRA_CTL_CLK | WR_TO_WR | Ram | 0-f | 0 | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|------------------------|--------------------|------|--|---------|---------------|
| EX-TRA_CTL_CLK_ | WR_TO_WR_DIFF_CHIP | Ram | 0-f | 0 | TODO |
| GANGED_ARF | | Bool | t/f | f | TODO |
| GEN_DBE | | Ram | 0-1 | 0 | TODO |
| GEN_SBE | | Ram | 0-1 | 0 | TODO |
| IF_DQS_WIDTH | | Num | <ul style="list-style-type: none"> • 0-5 | 0 | TODO |
| INC_SYNC | | Num | <ul style="list-style-type: none"> • 2-3 | 2 | TODO |
| LO-CAL_IF_CS_WIDTH | | Num | <ul style="list-style-type: none"> • 0-4 | 0 | TODO |
| MASK_CORR_DROPPED_INTR | | Bool | t/f | f | TODO |
| MEM_AUTO_PD_CYCLES | | Ram | 0000-ffff | 0 | TODO |
| MEM_CLK_ENTRY_CYCLES | | Ram | 0-f | 0 | TODO |
| MEM_IF_AL | | Num | <ul style="list-style-type: none"> • 0-10 | 0 | TODO |
| MEM_IF_BANKADDR_WIDTH | | Num | <ul style="list-style-type: none"> • 0 • 2-3 | 0 | TODO |
| MEM_IF_COLADDR_WIDTH | | Num | <ul style="list-style-type: none"> • 0 • 8-12 | 0 | TODO |
| MEM_IF_ROWADDR_WIDTH | | Num | <ul style="list-style-type: none"> • 0 • 12-16 | 0 | TODO |
| MEM_IF_TCCD | | Num | <ul style="list-style-type: none"> • 0-4 | 0 | TODO |
| MEM_IF_TCL | | Num | <ul style="list-style-type: none"> • 0 • 3-11 | 0 | TODO |
| MEM_IF_TCWL | | Num | <ul style="list-style-type: none"> • 0-8 | 0 | TODO |
| MEM_IF_TFAW | | Num | <ul style="list-style-type: none"> • 0-32 | 0 | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|---|----------|---------------|
| MEM_IF_TMRD | | Num | <ul style="list-style-type: none"> • 0 • 2 • 4 | 0 | TODO |
| MEM_IF_TRAS | | Num | <ul style="list-style-type: none"> • 0-29 | 0 | TODO |
| MEM_IF_TRC | | Num | <ul style="list-style-type: none"> • 0-40 | 0 | TODO |
| MEM_IF_TRCD | | Num | <ul style="list-style-type: none"> • 0-11 | 0 | TODO |
| MEM_IF_TREFI | | Ram | 0000-1fff | 0 | TODO |
| MEM_IF_TRFC | | Ram | 00-ff | 0 | TODO |
| MEM_IF_TRP | | Num | <ul style="list-style-type: none"> • 0 • 2-10 | 0 | TODO |
| MEM_IF_TRRD | | Num | <ul style="list-style-type: none"> • 0-6 | 0 | TODO |
| MEM_IF_TRTP | | Num | <ul style="list-style-type: none"> • 0-8 | 0 | TODO |
| MEM_IF_TWR | | Num | <ul style="list-style-type: none"> • 0-12 | 0 | TODO |
| MEM_IF_TWTR | | Num | <ul style="list-style-type: none"> • 0-6 | 0 | TODO |
| MMR_CFG_MEM_BL | | Num | <ul style="list-style-type: none"> • 2 • 4 • 8 • 16 | 2 | TODO |
| OUTPUT_REGD | | Bool | t/f | f | TODO |
| PDN_EXIT_CYCLES | | Mux | <ul style="list-style-type: none"> • disabled • fast • slow | disabled | TODO |
| POWER_SAVING_EXIT_CYCLES | | Ram | 0-f | 0 | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|----------------|----------|------|--|----------|---------------|
| PRIORITY_REMAP | | Mux | <ul style="list-style-type: none"> • disabled • priority_0 • priority_1 • priority_2 • priority_3 • priority_4 • priority_5 • priority_6 • priority_7 | disabled | TODO |
| READ_ODT_CHIP | | Mux | <ul style="list-style-type: none"> • disabled • read_chip0_odt0_chip1 • read_chip0_odt1_chip1 • read_chip0_odt01_chip1 • read_chip0_chip1_odt0 • read_chip0_odt0_chip1_odt0 • read_chip0_odt1_chip1_odt0 • read_chip0_odt01_chip1_odt0 • read_chip0_chip1_odt1 • read_chip0_odt0_chip1_odt1 • read_chip0_odt1_chip1_odt1 • read_chip0_odt01_chip1_odt1 • read_chip0_chip1_odt01 • read_chip0_odt0_chip1_odt01 • read_chip0_odt1_chip1_odt01 • read_chip0_odt01_chip1_odt01 | disabled | TODO |
| RE-ORDER_DATA | | Bool | t/f | f | TODO |
| SBE_INTR | | Bool | t/f | f | TODO |
| TEST_MODE | | Bool | t/f | f | TODO |
| USER_ECC_EN | | Bool | t/f | f | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|-----------------------|----------|------|---|----------|---------------|
| WRITE_ODT_CHIP | | Mux | <ul style="list-style-type: none"> disabled write_chip0_odt0_chip1 write_chip0_odt1_chip1 write_chip0_odt01_chip1 write_chip0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt1_chip1_odt0 write_chip0_odt01_chip1_odt0 write_chip0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt1_chip1_odt1 write_chip0_odt01_chip1_odt1 write_chip0_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt1_chip1_odt01 write_chip0_odt01_chip1_odt01 | disabled | TODO |
| INST_ROM_DATA | A0-127 | Ram | 20 bits | 0 | TODO |
| AC_ROM_DATA | 0-39 | Ram | 30 bits | 0 | TODO |
| AUTO_PCH_ENABLE | 0-5 | Bool | t/f | f | TODO |
| CLOCK_OFF | 0-5 | Bool | t/f | f | TODO |
| CPORT_RDY_ALMOST_FULL | 0-5 | Bool | t/f | f | TODO |
| CPORT_RFIFO_MAP | 0-3 | Ram | 0-3 | 0 | TODO |
| CPORT_TYPE | 0-5 | Mux | <ul style="list-style-type: none"> disabled write read bi_direction | disabled | TODO |
| CPORT_WFIFO_MAP | 0-3 | Ram | 0-3 | 0 | TODO |
| CYC_TO_RLD_JARS | 0-5 | Ram | 00-ff | 0 | TODO |
| ENABLE_BONDING | 0-5 | Bool | t/f | f | TODO |

continues on next page

Table 17 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|--------------------------|----------|------|--|--------------|---------------|
| PORT_WIDTH | 0-5 | Num | <ul style="list-style-type: none"> • 32 • 64 • 128 • 256 | 32 | TODO |
| RCFG_STATIC_WEIGHT | 0-5 | Ram | 00-1f | 0 | TODO |
| RCFG_USER_PRIORITY | 0-5 | Ram | 0-7 | 0 | TODO |
| THLD_JAR1 | 0-5 | Ram | 00-3f | 0 | TODO |
| THLD_JAR2 | 0-5 | Ram | 00-3f | 0 | TODO |
| RFIFO_CPORT_MAP | 0-5 | Num | <ul style="list-style-type: none"> • 0-5 | 0 | TODO |
| SINGLE_READY | 0-3 | Mux | <ul style="list-style-type: none"> • concatenate • separate | concatenate | TODO |
| SYNC_MODE | 0-3 | Mux | <ul style="list-style-type: none"> • asynchronous • synchronous | asynchronous | TODO |
| USE_ALMOST_EMPTY | 0-5 | Bool | t/f | f | TODO |
| WFIFO_CPORT_MAP | 0-5 | Num | <ul style="list-style-type: none"> • 0-5 | 0 | TODO |
| WFIFO_RDY_ALMOST_FULL | 0-5 | Bool | t/f | f | TODO |
| RCFG_SUM_WEIGHT_PRIORITY | 0-5 | Ram | 00-ff | 0 | TODO |

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------------|----------|-----------|-----------------|----------|---------------|
| AFICTLLONGIDLE | | 0-1 | GIN | i | TODO |
| AFICTLREFRESHDONE | | 0-1 | GIN | i | TODO |
| AFISEQBUSY | | 0-1 | GOUT | p | TODO |
| AVLADDRESS | | 0-15 | GOUT | p | TODO |
| AVLREAD | | | GOUT | p | TODO |
| AVLREADDATA | | 0-31 | GIN | i | TODO |
| AVLRESETN | | | GOUT | p | TODO |
| AVLWAITREQUEST | | | GIN | i | TODO |
| AVLWRITE | | | GOUT | p | TODO |
| AVLWRITEDATA | | 0-31 | GOUT | p | TODO |
| BONDINGIN | 1-3 | 0-5 | GOUT | p | TODO |
| BONDINGOUT | 1-3 | 0-5 | GIN | i | TODO |
| CTLCALREQ | | | GIN | i | TODO |
| GLOBALRESETN | | | GOUT | p | TODO |
| IAVSTCMDDATA | 0-5 | 0-41 | GOUT | p | TODO |
| IAVSTCMDRESETN | 0-5 | | GOUT | p | TODO |

continues on

Table 18 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Doc |
|----------------------------|----------|---------------------------------------|-----------------|----------|-----|
| IAVSTRDCLK | 0-3 | | DCMUX | p | TOD |
| IAVSTRDREADY | 0-3 | | GOUT | p | TOD |
| IAVSTRDRESETN | 0-3 | | GOUT | p | TOD |
| IAVSTWRACKREADY | 0-5 | | GOUT | p | TOD |
| IAVSTWRCLK | 0-3 | | DCMUX | p | TOD |
| IAVSTWRDATA | 0-3 | 0-89 | GOUT | p | TOD |
| IAVSTWRRESETN | 0-3 | | GOUT | p | TOD |
| IOINTADDRACL | | 0-15 | GOUT | p | TOD |
| IOINTADDRDOUT | | 0-63 | GOUT | p | TOD |
| IOINTAFICALFAIL | | | GIN | i | TOD |
| IOINTAFICALSUCCESS | | | GIN | i | TOD |
| IOINTAFIRLAT | | 0-4 | GIN | i | TOD |
| IOINTAFIWLAT | | 0-3 | GIN | i | TOD |
| IOINTBAACL | | 0-2 | GOUT | p | TOD |
| IOINTBADOUT | | 0-11 | GOUT | p | TOD |
| IOINTCASNAACL | | | GOUT | p | TOD |
| IOINTCASNDOUT | | 0-3 | GOUT | p | TOD |
| IOINTCKDOUT | | 0-3 | GOUT | p | TOD |
| IOINTCKEACL | | 0-1 | GOUT | p | TOD |
| IOINTCKEDOUT | | 0-7 | GOUT | p | TOD |
| IOINTCKNDOUT | | 0-3 | GOUT | p | TOD |
| IOINTCSNAACL | | 0-1 | GOUT | p | TOD |
| IOINTCSNDOUT | | 0-7 | GOUT | p | TOD |
| IOINTDMDOUT | | 0-19 | GOUT | p | TOD |
| IOINTDQDIN | | 0-31, 36-67, 72-103, 108-139, 144-175 | GIN | i | TOD |
| IOINTDQDOUT | | 0-31, 36-67, 72-103, 108-139, 144-175 | GOUT | p | TOD |
| IOINTDQOE | | 0-15, 18-33, 36-51, 54-69, 72-87 | GOUT | p | TOD |
| IOINTDQSBDOUT | | 0-19 | GOUT | p | TOD |
| IOINTDQSBOE | | 0-9 | GOUT | p | TOD |
| IOINTDQSDOUT | | 0-19 | GOUT | p | TOD |
| IOINTDQSLOGICACLRFFIFOCTRL | | 0-4 | GOUT | p | TOD |
| IOINTDQSLOGICACLRPSTAMBLE | | 0-4 | GOUT | p | TOD |
| IOINTDQSLOGICDQSENA | | 0-9 | GOUT | p | TOD |
| IOINTDQSLOGICFIFORESET | | 0-4 | GOUT | p | TOD |
| IOINTDQSLOGICINCRDATAEN | | 0-9 | GOUT | p | TOD |
| IOINTDQSLOGICINCWRPTR | | 0-9 | GOUT | p | TOD |
| IOINTDQSLOGICOCT | | 0-9 | GOUT | p | TOD |
| IOINTDQSLOGICRDATAVALID | | 0-4 | GIN | i | TOD |
| IOINTDQSLOGICREADLATENCY | | 0-24 | GOUT | p | TOD |
| IOINTDQSOE | | 0-9 | GOUT | p | TOD |
| IOINTODTACL | | 0-1 | GOUT | p | TOD |
| IOINTODTDOUT | | 0-7 | GOUT | p | TOD |
| IOINTRASNAACL | | | GOUT | p | TOD |
| IOINTRASNDOUT | | 0-3 | GOUT | p | TOD |
| IOINTRESETNAACL | | | GOUT | p | TOD |
| IOINTRESETNDOUT | | 0-3 | GOUT | p | TOD |
| IOINTWENACL | | | GOUT | p | TOD |
| IOINTWENDOUT | | 0-3 | GOUT | p | TOD |
| LOCALDEEPPowerDNACK | | | GIN | i | TOD |

continues on

Table 18 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Doc |
|----------------------|----------|-----------|-----------------|----------|-----|
| LOCALDEEPPowerDnChip | | 0-1 | GOUT | p | TOD |
| LOCALDEEPPowerDnReq | | | GOUT | p | TOD |
| LOCALINITDONE | | | GIN | i | TOD |
| LOCALPOWERDOWNACK | | | GIN | i | TOD |
| LOCALREFRESHACK | | | GIN | i | TOD |
| LOCALREFRESHCHIP | | 0-1 | GOUT | p | TOD |
| LOCALREFRESHREQ | | | GOUT | p | TOD |
| LOCALSELFREFRESHACK | | | GIN | i | TOD |
| LOCALSELFREFRESHCHIP | | 0-1 | GOUT | p | TOD |
| LOCALSELFREFRESHREQ | | | GOUT | p | TOD |
| MMRADDR | | 0-9 | GOUT | p | TOD |
| MMRBE | | | GOUT | p | TOD |
| MMRBURSTBEGIN | | | GOUT | p | TOD |
| MMRBURSTCOUNT | | 0-1 | GOUT | p | TOD |
| MMRCLK | | | DCMUX | p | TOD |
| MMRRDATA | | 0-7 | GIN | i | TOD |
| MMRRDATAVALID | | | GIN | i | TOD |
| MMRREADREQ | | | GOUT | p | TOD |
| MMRRESETN | | | GOUT | p | TOD |
| MMRWAITREQUEST | | | GIN | i | TOD |
| MMRWDATA | | 0-7 | GOUT | p | TOD |
| MMRWITEREQ | | | GOUT | p | TOD |
| OAMMREADY | 0-5 | | GIN | i | TOD |
| ORDAVSTDATA | 0-3 | 0-79 | GIN | i | TOD |
| ORDAVSTVALID | 0-3 | | GIN | i | TOD |
| OWRACKAVSTDATA | 0-5 | | GIN | i | TOD |
| OWRACKAVSTVALID | 0-5 | | GIN | i | TOD |
| PHYRESETN | | | GIN | i | TOD |
| PLLLOCKED | | | GOUT | p | TOD |
| PORTCLK | 0-5 | | DCMUX | p | TOD |
| SCADDR | | 0-9 | GOUT | p | TOD |
| SCANEN | | | GOUT | p | TOD |
| SCBE | | | GOUT | p | TOD |
| SCBURSTBEGIN | | | GOUT | p | TOD |
| SCBURSTCOUNT | | 0-1 | GOUT | p | TOD |
| SCCLK | | | DCMUX | p | TOD |
| SCRDATA | | 0-7 | GIN | i | TOD |
| SCRDATAVALID | | | GIN | i | TOD |
| SCREADREQ | | | GOUT | p | TOD |
| SCRESETN | | | GOUT | p | TOD |
| SCWAITREQUEST | | | GIN | i | TOD |
| SCWDATA | | 0-7 | GOUT | p | TOD |
| SCWRITEREQ | | | GOUT | p | TOD |
| SOFTRESETN | | | GOUT | p | TOD |

| Port Name | Instance | Port bits | Dir | Remote port |
|---------------------------|----------|---------------------------------------|-----|-------------------|
| DDIOPHYDQDIN | | 0-31, 36-67, 72-103, 108-139, 144-175 | < | GPIO:DATAIN |
| DDIOPHYDQSLOGICRDATAVALID | | 0-4 | < | DQS16:RDATA_VALID |

Table 19 – continued from previous page

| Port Name | Instance | Port bits | Dir | Remote port |
|------------------------------|----------|---------------------------------------|-----|-----------------------|
| PHYDDIOADDRACL | | 0-15 | > | GPIO:ACL |
| PHYDDIOADDRDOUT | | 0-63 | > | GPIO:DATAOUT |
| PHYDDIOBAACL | | 0-2 | > | GPIO:ACL |
| PHYDDIOBADOUT | | 0-11 | > | GPIO:DATAOUT |
| PHYDDIOCASNAACL | | | > | GPIO:ACL |
| PHYDDIOCASNDOUT | | 0-3 | > | GPIO:DATAOUT |
| PHYDDIOCKDOUT | | 0-3 | > | GPIO:DATAOUT |
| PHYDDIOCKEACL | | 0-1 | > | GPIO:ACL |
| PHYDDIOCKEDOUT | | 0-7 | > | GPIO:DATAOUT |
| PHYDDIOCKNDOUT | | 0-3 | > | GPIO:DATAOUT |
| PHYDDIOCSNAACL | | 0-1 | > | GPIO:ACL |
| PHYDDIOCSNDOUT | | 0-7 | > | GPIO:DATAOUT |
| PHYDDIODMDOUT | | 0-19 | > | GPIO:DATAOUT |
| PHYDDIODQDOUT | | 0-31, 36-67, 72-103, 108-139, 144-175 | > | GPIO:DATAOUT |
| PHYDDIODQOE | | 0-15, 18-33, 36-51, 54-69, 72-87 | > | GPIO:OEIN |
| PHYDDIODQSBDOUT | | 0-19 | > | GPIO:DATAOUT |
| PHYDDIODQSBOE | | 0-9 | > | GPIO:OEIN |
| PHYDDIODQSDOUT | | 0-19 | > | GPIO:DATAOUT |
| PHYDDIODQSLOGICACLR_FIFOCTRL | | 0-4 | > | DQS16:ACL_R_FIFOCTRL |
| PHYDDIODQSLOGICACLR_PSTAMBLE | | 0-4 | > | DQS16:ACL_PSTAMBLE |
| PHYDDIODQSLOGICDQSENA | | 0-9 | > | DQS16:NPOSTAMBLE |
| PHYDDIODQSLOGICFIFO_RESET | | 0-4 | > | DQS16:FIFO_CORE_RESET |
| PHYDDIODQSLOGICINCRDATAEN | | 0-9 | > | DQS16:RDATA_EN |
| PHYDDIODQSLOGICINCRVPTR | | 0-9 | > | DQS16:INCR_VFIFO |
| PHYDDIODQSLOGICOCT | | 0-9 | > | DQS16:NOCT |
| PHYDDIODQSLOGICREADLATENCY | | 0-24 | > | DQS16:RD_LATENCY |
| PHYDDIODQSOE | | 0-9 | > | GPIO:OEIN |
| PHYDDIOODTACL | | 0-1 | > | GPIO:ACL |
| PHYDDIOODTDOUT | | 0-7 | > | GPIO:DATAOUT |
| PHYDDIORASNAACL | | | > | GPIO:ACL |
| PHYDDIORASNDOUT | | 0-3 | > | GPIO:DATAOUT |
| PHYDDIORESETNAACL | | | > | GPIO:ACL |
| PHYDDIORESETNDOUT | | 0-3 | > | GPIO:DATAOUT |
| PHYDDIOWENACL | | | > | GPIO:ACL |
| PHYDDIOWENDOUT | | 0-3 | > | GPIO:DATAOUT |
| PLLADDR_CMDCLK | | | < | LVL:PLL_ADDR_CMD_CLK |
| PLLA_FICLK | | | < | LVL:PLL_AFI_CLK |
| PLLA_VLCLK | | | < | LVL:PLL_AVL_CLK |

2.4.14 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

| Port Name | In-stance | Port bits | Route node type | In-verter | Documenta-tion |
|---------------------------|-----------|-----------|-----------------|-----------|----------------|
| BOOT_FROM_FPGA_ON_FAILURE | | | GOUT | p | TODO |
| BOOT_FROM_FPGA_READY | | | GOUT | p | TODO |
| BSEL | | 0-2 | GOUT | p | TODO |
| BSEL_EN | | | GOUT | p | TODO |
| CSEL | | 0-1 | GOUT | p | TODO |
| CSEL_EN | | | GOUT | p | TODO |

HPS_CLOCKS

| Name | Instance | Type | Values | Default | Documentation |
|-----------------|----------|------|--------|---------|---------------|
| RIGHT_CLOCK_SEL | 0-8 | Ram | 0-3 | 3 | TODO |
| TOP_CLOCK_SEL | 0-8 | Ram | 0-3 | 3 | TODO |

| Port Name | In-stance | Port bits | Dir | Remote port | Documenta-tion |
|----------------|-----------|-----------|-----|------------------------------------|----------------|
| EMAC_TX_CLK_O | 0-1 | | < | HPS_PERIPHERAL_EMAC:PHY_TXCLK_O | TODO |
| HPS_TCK | | | < | HPS_JTAG:TCK | TODO |
| QSPI_SCK_OUT | | | < | HPS_PERIPHERAL_QSPI:SCLK_OUT | TODO |
| S2F_CLK_R | | 0-3 | > | CMUXHG:PLLIN | TODO |
| S2F_CLK_R | | 0-8 | > | CMUXHR:PLLIN | TODO |
| S2F_CLK_T | | 5-8 | > | CMUXVG:PLLIN | TODO |
| S2F_CLK_T | | 0-8 | > | CMUXVR:PLLIN | TODO |
| S2F_COLD_RST_N | | | < | HPS_CLOCKS_RESETS:H2F_COLD_RST_N | TODO |
| S2F_RST_N | | | < | HPS_CLOCKS_RESETS:H2F_RST_N | TODO |
| S2F_USER_CLK | 0-2 | | < | HPS_CLOCKS_RESETS:H2F_USER_CLK | TODO |
| SPIM_SCLK_OUT | 0-1 | | < | HPS_PERIPHERAL_SPI_MASTER:SCLK_OUT | TODO |
| TPIU_TRACE_CLK | | | < | HPS_TPIU_TRACE:TRACECLK | TODO |

HPS_CLOCKS_RESETS

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------------|----------|-----------|-----------------|----------|---------------|
| F2H_COLD_RST_REQ_N | | | GOUT | p | TODO |
| F2H_DBG_RST_REQ_N | | | GOUT | p | TODO |
| F2H_PENDING_RST_ACK | | | GOUT | p | TODO |
| F2H_PERIPH_REF_CLK | | | DCMUX | p | TODO |
| F2H_SDRAM_REF_CLK | | | DCMUX | p | TODO |
| F2H_WARM_RST_REQ_N | | | GOUT | p | TODO |
| H2F_PENDING_RST_REQ_N | | | GIN | i | TODO |
| PTP_REF_CLK | | | DCMUX | p | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|----------------|----------|-----------|-----|---------------------------|---------------|
| H2F_COLD_RST_N | | | > | HPS_CLOCKS:S2F_COLD_RST_N | TODO |
| H2F_RST_N | | | > | HPS_CLOCKS:S2F_RST_N | TODO |
| H2F_USER_CLK | 0-2 | | > | HPS_CLOCKS:S2F_USER_CLK | TODO |

HPS_CROSS_TRIGGER

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------|----------|-----------|-----------------|----------|---------------|
| ASICCTL | | 0-7 | GIN | i | TODO |
| CLK | | | DCMUX | p | TODO |
| CLK_EN | | | GOUT | p | TODO |
| TRIG_IN | | 0-7 | GOUT | p | TODO |
| TRIG_INACK | | 0-7 | GIN | i | TODO |
| TRIG_OUT | | 0-7 | GIN | i | TODO |
| TRIG_OUTACK | | 0-7 | GOUT | p | TODO |

HPS_DBG_APB

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------|----------|-----------|-----------------|----------|---------------|
| DBG_APB_DISABLE | | | GOUT | p | TODO |
| P_ADDR | | 0-17 | GIN | i | TODO |
| P_ADDR_31 | | | GIN | i | TODO |
| P_CLK | | | DCMUX | p | TODO |
| P_CLK_EN | | | GOUT | p | TODO |
| P_ENABLE | | | GIN | i | TODO |
| P_RDATA | | 0-31 | GOUT | p | TODO |
| P_READY | | | GOUT | p | TODO |
| P_RESET_N | | | GIN | i | TODO |
| P_SEL | | | GIN | i | TODO |
| P_SLV_ERR | | | GOUT | p | TODO |
| P_WDATA | | 0-31 | GIN | i | TODO |
| P_WRITE | | | GIN | i | TODO |

HPS_DMA

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| ACK | 0-7 | | GIN | i | TODO |
| REQ | 0-7 | | GOUT | p | TODO |
| SINGLE | 0-7 | | GOUT | p | TODO |

HPS_FPGA2HPS

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------------|----------|-----------|-----------------|----------|---------------|
| ARADDR | | 0-31 | GOUT | p | TODO |
| ARBURST | | 0-1 | GOUT | p | TODO |
| ARCACHE | | 0-3 | GOUT | p | TODO |
| ARID | | 0-7 | GOUT | p | TODO |
| ARLEN | | 0-3 | GOUT | p | TODO |
| ARLOCK | | 0-1 | GOUT | p | TODO |
| ARPROT | | 0-2 | GOUT | p | TODO |
| ARREADY | | | GIN | i | TODO |
| ARSIZE | | 0-2 | GOUT | p | TODO |
| ARUSER | | 0-4 | GOUT | p | TODO |
| ARVALID | | | GOUT | p | TODO |
| AWADDR | | 0-31 | GOUT | p | TODO |
| AWBURST | | 0-1 | GOUT | p | TODO |
| AWCACHE | | 0-3 | GOUT | p | TODO |
| AWID | | 0-7 | GOUT | p | TODO |
| AWLEN | | 0-3 | GOUT | p | TODO |
| AWLOCK | | 0-1 | GOUT | p | TODO |
| AWPROT | | 0-2 | GOUT | p | TODO |
| AWREADY | | | GIN | i | TODO |
| AWSIZE | | 0-2 | GOUT | p | TODO |
| AWUSER | | 0-4 | GOUT | p | TODO |
| AWVALID | | | GOUT | p | TODO |
| BID | | 0-7 | GIN | i | TODO |
| BREADY | | | GOUT | p | TODO |
| BRESP | | 0-1 | GIN | i | TODO |
| BVALID | | | GIN | i | TODO |
| CLK | | | DCMUX | p | TODO |
| PORT_SIZE_CONFIG | | 0-1 | GOUT | p | TODO |
| RDATA | | 0-127 | GIN | i | TODO |
| RID | | 0-7 | GIN | i | TODO |
| RLAST | | | GIN | i | TODO |
| RREADY | | | GOUT | p | TODO |
| RRESP | | 0-1 | GIN | i | TODO |
| RVALID | | | GIN | i | TODO |
| WDATA | | 0-127 | GOUT | p | TODO |
| WID | | 0-7 | GOUT | p | TODO |
| WLAST | | | GOUT | p | TODO |
| WREADY | | | GIN | i | TODO |
| WSTRB | | 0-15 | GOUT | p | TODO |

continues on next page

Table 20 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| WVALID | | | GOUT | p | TODO |

HPS_FPGA2SDRAM

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|---------------------|----------|-----------|-----------------|----------|---------------|
| BONDING_OUT | 1-2 | 0-3 | GIN | i | TODO |
| CFG_AXI_MM_SELECT | | 0-5 | GOUT | p | TODO |
| CFG_CPORT_RFIFO_MAP | | 0-17 | GOUT | p | TODO |
| CFG_CPORT_TYPE | | 0-11 | GOUT | p | TODO |
| CFG_CPORT_WFIFO_MAP | | 0-17 | GOUT | p | TODO |
| CFG_PORT_WIDTH | | 0-11 | GOUT | p | TODO |
| CFG_RFIFO_CPORT_MAP | | 0-15 | GOUT | p | TODO |
| CFG_WFIFO_CPORT_MAP | | 0-15 | GOUT | p | TODO |
| CMD_DATA | 0-5 | 0-59 | GOUT | p | TODO |
| CMD_PORT_CLK | 0-5 | | DCMUX | p | TODO |
| CMD_READY | 0-5 | | GIN | i | TODO |
| CMD_VALID | 0-5 | | GOUT | p | TODO |
| RD_CLK | 0-3 | | DCMUX | p | TODO |
| RD_DATA | 0-3 | 0-79 | GIN | i | TODO |
| RD_READY | 0-3 | | GOUT | p | TODO |
| RD_VALID | 0-3 | | GIN | i | TODO |
| WRACK_DATA | 0-5 | 0-9 | GIN | i | TODO |
| WRACK_READY | 0-5 | | GOUT | p | TODO |
| WRACK_VALID | 0-5 | | GIN | i | TODO |
| WR_CLK | 0-3 | | DCMUX | p | TODO |
| WR_DATA | 0-3 | 0-89 | GOUT | p | TODO |
| WR_READY | 0-3 | | GIN | i | TODO |
| WR_VALID | 0-3 | | GOUT | p | TODO |

HPS_HPS2FPGA

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| ARADDR | | 0-29 | GIN | i | TODO |
| ARBURST | | 0-1 | GIN | i | TODO |
| ARCACHE | | 0-3 | GIN | i | TODO |
| ARID | | 0-11 | GIN | i | TODO |
| ARLEN | | 0-3 | GIN | i | TODO |
| ARLOCK | | 0-1 | GIN | i | TODO |
| ARPROT | | 0-2 | GIN | i | TODO |
| ARREADY | | | GOUT | p | TODO |
| ARSIZE | | 0-2 | GIN | i | TODO |
| ARVALID | | | GIN | i | TODO |
| AWADDR | | 0-29 | GIN | i | TODO |
| AWBURST | | 0-1 | GIN | i | TODO |
| AWCACHE | | 0-3 | GIN | i | TODO |
| AWID | | 0-11 | GIN | i | TODO |

continues on next page

Table 21 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------------|----------|-----------|-----------------|----------|---------------|
| AWLEN | | 0-3 | GIN | i | TODO |
| AWLOCK | | 0-1 | GIN | i | TODO |
| AWPROT | | 0-2 | GIN | i | TODO |
| AWREADY | | | GOUT | p | TODO |
| AWSIZE | | 0-2 | GIN | i | TODO |
| AWVALID | | | GIN | i | TODO |
| BID | | 0-11 | GOUT | p | TODO |
| BREADY | | | GIN | i | TODO |
| BRESP | | 0-1 | GOUT | p | TODO |
| BVALID | | | GOUT | p | TODO |
| CLK | | | DCMUX | p | TODO |
| PORT_SIZE_CONFIG | | 0-1 | GOUT | p | TODO |
| RDATA | | 0-127 | GOUT | p | TODO |
| RID | | 0-11 | GOUT | p | TODO |
| RLAST | | | GOUT | p | TODO |
| RREADY | | | GIN | i | TODO |
| RRESP | | 0-1 | GOUT | p | TODO |
| RVALID | | | GOUT | p | TODO |
| WDATA | | 0-127 | GIN | i | TODO |
| WID | | 0-11 | GIN | i | TODO |
| WLAST | | | GIN | i | TODO |
| WREADY | | | GOUT | p | TODO |
| WSTRB | | 0-15 | GIN | i | TODO |
| WVALID | | | GIN | i | TODO |

HPS_HPS2FPGA_LIGHT_WEIGHT

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| ARADDR | | 0-20 | GIN | i | TODO |
| ARBURST | | 0-1 | GIN | i | TODO |
| ARCACHE | | 0-3 | GIN | i | TODO |
| ARID | | 0-11 | GIN | i | TODO |
| ARLEN | | 0-3 | GIN | i | TODO |
| ARLOCK | | 0-1 | GIN | i | TODO |
| ARPROT | | 0-2 | GIN | i | TODO |
| ARREADY | | | GOUT | p | TODO |
| ARSIZE | | 0-2 | GIN | i | TODO |
| ARVALID | | | GIN | i | TODO |
| AWADDR | | 0-20 | GIN | i | TODO |
| AWBURST | | 0-1 | GIN | i | TODO |
| AWCACHE | | 0-3 | GIN | i | TODO |
| AWID | | 0-11 | GIN | i | TODO |
| AWLEN | | 0-3 | GIN | i | TODO |
| AWLOCK | | 0-1 | GIN | i | TODO |
| AWPROT | | 0-2 | GIN | i | TODO |
| AWREADY | | | GOUT | p | TODO |
| AWSIZE | | 0-2 | GIN | i | TODO |
| AWVALID | | | GIN | i | TODO |

continues on next page

Table 22 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| BID | | 0-11 | GOUT | p | TODO |
| BREADY | | | GIN | i | TODO |
| BRESP | | 0-1 | GOUT | p | TODO |
| BVALID | | | GOUT | p | TODO |
| CLK | | | DCMUX | p | TODO |
| RDATA | | 0-31 | GOUT | p | TODO |
| RID | | 0-11 | GOUT | p | TODO |
| RLAST | | | GOUT | p | TODO |
| RREADY | | | GIN | i | TODO |
| RRESP | | 0-1 | GOUT | p | TODO |
| RVALID | | | GOUT | p | TODO |
| WDATA | | 0-31 | GIN | i | TODO |
| WID | | 0-11 | GIN | i | TODO |
| WLAST | | | GIN | i | TODO |
| WREADY | | | GOUT | p | TODO |
| WSTRB | | 0-3 | GIN | i | TODO |
| WVALID | | | GIN | i | TODO |

HPS_INTERRUPTS

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| CAN | | 0-1 | GIN | i | TODO |
| CLKMGR | | | GIN | i | TODO |
| CTI_IRQ | | 0-1 | GIN | i | TODO |
| DMA_ABORT | | | GIN | i | TODO |
| DMA_IRQ | | 0-7 | GIN | i | TODO |
| EMAC | | 0-1 | GIN | i | TODO |
| FPGA_MAN | | | GIN | i | TODO |
| HGPIO | | 0-2 | GIN | i | TODO |
| I2C | | 0-1 | GIN | i | TODO |
| I2C_EMAC | | 0-1 | GIN | i | TODO |
| IRQ | | 0-63 | GOUT | p | TODO |
| L4SP | | 0-1 | GIN | i | TODO |
| MPUWAKEUP | | | GIN | i | TODO |
| NAND | | | GIN | i | TODO |
| OSC | | 0-1 | GIN | i | TODO |
| QSPI | | | GIN | i | TODO |
| SDMMC | | | GIN | i | TODO |
| SPI | | 0-3 | GIN | i | TODO |
| UART | | 0-1 | GIN | i | TODO |
| USB | | 0-1 | GIN | i | TODO |
| WDOG | | 0-1 | GIN | i | TODO |

HPS_JTAG

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------|----------|-----------|-----------------|----------|---------------|
| NENAB_JTAG | | | GIN | i | TODO |
| NTRST | | | GIN | i | TODO |
| TCK | | | GIN | i | TODO |
| TDI | | | GIN | i | TODO |
| TMS | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|--------------------|---------------|
| TCK | | | > | HPS_CLOCKS:HPS_TCK | TODO |

HPS_LOAN_IO

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------|----------|-----------|-----------------|----------|---------------|
| INPUT_ONLY | | 0-13 | GIN | i | TODO |
| LOANIO_IN | | 0-70 | GIN | i | TODO |
| LOANIO_OE | | 0-70 | GOUT | p | TODO |
| LOANIO_OUT | | 0-70 | GOUT | p | TODO |

HPS_MPU_EVENT_STANDBY

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------|----------|-----------|-----------------|----------|---------------|
| EVENTI | | | GOUT | p | TODO |
| EVENTO | | | GIN | i | TODO |
| STANDBYWFE | | 0-1 | GIN | i | TODO |
| STANDBYWFI | | 0-1 | GIN | i | TODO |

HPS_MPU_GENERAL_PURPOSE

This block provides one input and one output 32 bits port directly accessible from the arm cores at 0xff706010 (arm to fpga) and 0xff706014 (fpga to arm).

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|-----------------------|
| GP_IN | | 0-31 | GOUT | p | Port from fpga to arm |
| GP_OUT | | 0-31 | GIN | i | Port from arm to fpga |

HPS_PERIPHERAL_CAN

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| RXD | | | GOUT | p | TODO |
| TXD | | | GIN | i | TODO |

HPS_PERIPHERAL_EMAC

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------------|----------|-----------|-----------------|----------|---------------|
| CLK_RX_I | | | DCMUX | p | TODO |
| CLK_TX_I | | | DCMUX | p | TODO |
| GMII_MDC_O | | | GIN | i | TODO |
| GMII_MDI_I | | | GOUT | p | TODO |
| GMII_MDO_O | | | GIN | i | TODO |
| GMII_MDO_O_E | | | GIN | i | TODO |
| PHY_COL_I | | | GOUT | p | TODO |
| PHY_CRIS_I | | | GOUT | p | TODO |
| PHY_RXDV_I | | | GOUT | p | TODO |
| PHY_RXD_I | | 0-7 | GOUT | p | TODO |
| PHY_RXER_I | | | GOUT | p | TODO |
| PHY_TXD_O | | 0-7 | GIN | i | TODO |
| PHY_TXEN_O | | | GIN | i | TODO |
| PHY_TXER_O | | | GIN | i | TODO |
| PTP_AUX_TS_TRIG_I | | | GOUT | p | TODO |
| PTP_PPS_O | | | GIN | i | TODO |
| RST_CLK_RX_N_O | | | GIN | i | TODO |
| RST_CLK_TX_N_O | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-------------|----------|-----------|-----|--------------------------|---------------|
| PHY_TXCLK_O | | | > | HPS_CLOCKS:EMAC_TX_CLK_O | TODO |

HPS_PERIPHERAL_I2C

(4 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| OUT_CLK | | | GIN | i | TODO |
| OUT_DATA | | | GIN | i | TODO |
| SCL | | | DCMUX | p | TODO |
| SDA | | | GOUT | p | TODO |

HPS_PERIPHERAL_NAND

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| ADQ_IN | | 0-7 | GOUT | p | TODO |
| ADQ_OE | | | GIN | i | TODO |
| ADQ_OUT | | 0-7 | GIN | i | TODO |
| ALE | | | GIN | i | TODO |
| CEBAR | | 0-3 | GIN | i | TODO |
| CLE | | | GIN | i | TODO |
| RDY_BUSY | | 0-3 | GOUT | p | TODO |
| REBAR | | | GIN | i | TODO |
| WEBAR | | | GIN | i | TODO |
| WPBAR | | | GIN | i | TODO |

HPS_PERIPHERAL_QSPI

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| MI | 0-3 | | GOUT | p | TODO |
| MO | 0-3 | | GIN | i | TODO |
| N_MO_EN | | 0-3 | GIN | i | TODO |
| N_SS_OUT | | 0-3 | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------------------|---------------|
| SCLK_OUT | | | > | HPS_CLOCKS:QSPI_SCK_OUT | TODO |

HPS_PERIPHERAL_SDMMC

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------|----------|-----------|-----------------|----------|---------------|
| CARD_INTN_I | | | GOUT | p | TODO |
| CCLK_OUT | | | GIN | i | TODO |
| CDN_I | | | GOUT | p | TODO |
| CLK_IN | | | GOUT | p | TODO |
| CMD_EN | | | GIN | i | TODO |
| CMD_I | | | GOUT | p | TODO |
| CMD_O | | | GIN | i | TODO |
| DATA_EN | | 0-7 | GIN | i | TODO |
| DATA_I | | 0-7 | GOUT | p | TODO |
| DATA_O | | 0-7 | GIN | i | TODO |
| PWR_ENA_O | | | GIN | i | TODO |
| RSTN_O | | | GIN | i | TODO |
| VS_O | | | GIN | i | TODO |
| WP_I | | | GOUT | p | TODO |

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| RXD | | | GOUT | p | TODO |
| SS | 0-3 | | GIN | i | TODO |
| SSI_OE | | | GIN | i | TODO |
| SS_IN | | | GOUT | p | TODO |
| TXD | | | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|--------------------------|---------------|
| SCLK_OUT | | | > | HPS_CLOCKS:SPIM_SCLK_OUT | TODO |

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| RXD | | | GOUT | p | TODO |
| SCLK_IN | | | DCMUX | p | TODO |
| SSI_OE | | | GIN | i | TODO |
| SS_IN | | | GOUT | p | TODO |
| TXD | | | GIN | i | TODO |

HPS_PERIPHERAL_UART

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| CTS | | | GOUT | p | TODO |
| DCD | | | GOUT | p | TODO |
| DSR | | | GOUT | p | TODO |
| DTR | | | GIN | i | TODO |
| OUT | 1-2 | | GIN | i | TODO |
| RI | | | GOUT | p | TODO |
| RTS | | | GIN | i | TODO |
| RXD | | | GOUT | p | TODO |
| TXD | | | GIN | i | TODO |

HPS_PERIPHERAL_USB

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-------------|----------|-----------|-----------------|----------|---------------|
| CLK | | | DCMUX | p | TODO |
| DATAIN | | 0-7 | GOUT | p | TODO |
| DATAOUT | | 0-7 | GIN | i | TODO |
| DATA_OUT_EN | | 0-7 | GIN | i | TODO |
| DIR | | | GOUT | p | TODO |
| NXT | | | GOUT | p | TODO |
| STP | | | GIN | i | TODO |

HPS_STM_EVENT

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------|----------|-----------|-----------------|----------|---------------|
| STM_EVENT | | 0-27 | GOUT | p | TODO |

HPS_TEST

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------------------------|----------|-----------|-----------------|----------|---------------|
| CFG_DFX_BYPASS_ENABLE | | | GOUT | p | TODO |
| DFT_IN_FPGA_ATPG_EN | | | GOUT | p | TODO |
| DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN | | 0-5 | GOUT | p | TODO |
| DFT_IN_FPGA_AVSTRDCLK_TESTEN | | 0-3 | GOUT | p | TODO |
| DFT_IN_FPGA_AVSTWRCLK_TESTEN | | 0-3 | GOUT | p | TODO |
| DFT_IN_FPGA_BISTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_BIST_CPU_SI | | | GOUT | p | TODO |
| DFT_IN_FPGA_BIST_L2_SI | | | GOUT | p | TODO |
| DFT_IN_FPGA_BIST_NRST | | | GOUT | p | TODO |
| DFT_IN_FPGA_BIST_PERI_SI | 0-2 | | GOUT | p | TODO |
| DFT_IN_FPGA_BIST_SE | | | GOUT | p | TODO |
| DFT_IN_FPGA_CANTESTEN | 0-1 | | GOUT | p | TODO |
| DFT_IN_FPGA_CFGTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_CTICLK_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DBGATTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DBGTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DBGTMTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DBGTRTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DDR2XDQSTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DDRDQSTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DDRDQTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DLLNRST | | | GOUT | p | TODO |
| DFT_IN_FPGA_DLLUPDWEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DLLUPNDN | | | GOUT | p | TODO |
| DFT_IN_FPGA_DQSUPDTEN | | 0-4 | GOUT | p | TODO |
| DFT_IN_FPGA_ECCBYP | | | GOUT | p | TODO |
| DFT_IN_FPGA_EMACTESTEN | 0-1 | | GOUT | p | TODO |

continues on next page

Table 23 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|--------------------------------|----------|-----------|-----------------|----------|---------------|
| DFT_IN_FPGA_F2SAXICLK_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_F2SPCLKDBG_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_FMBHNIOTRI | | | GOUT | p | TODO |
| DFT_IN_FPGA_FMCSREN | | | GOUT | p | TODO |
| DFT_IN_FPGA_FMNIOTRI | | | GOUT | p | TODO |
| DFT_IN_FPGA_FMPLNIOTRI | | | GOUT | p | TODO |
| DFT_IN_FPGA_GPIODBTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_HIOCLKIN0 | | | GOUT | p | TODO |
| DFT_IN_FPGA_HIOSCANCLK_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_HIOSCANEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_HIOSCANIN | | 0-1 | GOUT | p | TODO |
| DFT_IN_FPGA_HIOSCLR | | | GOUT | p | TODO |
| DFT_IN_FPGA_IPSCCLK | | | GOUT | p | TODO |
| DFT_IN_FPGA_IPSCENABLE | | 0-11 | GOUT | p | TODO |
| DFT_IN_FPGA_IPSCIN | | | GOUT | p | TODO |
| DFT_IN_FPGA_IPSCUPDATE | | | GOUT | p | TODO |
| DFT_IN_FPGA_LWH2FAXICLK_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_MAINTEN | 3-4 | | GOUT | p | TODO |
| DFT_IN_FPGA_MEM_CPU_SI | | | GOUT | p | TODO |
| DFT_IN_FPGA_MEM_L2_SI | | | GOUT | p | TODO |
| DFT_IN_FPGA_MEM_PERI_SI | 0-2 | | GOUT | p | TODO |
| DFT_IN_FPGA_MEM_SE | | | GOUT | p | TODO |
| DFT_IN_FPGA_MPTESTEN | 3-4 | | GOUT | p | TODO |
| DFT_IN_FPGA_MPUL2RAMTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_MPUPERITESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_MPUTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_MPU_SCAN_MODE | | | GOUT | p | TODO |
| DFT_IN_FPGA_MTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_NANDTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_NANDXTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTCLKENUSR | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTCLKUSR | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTENSERUSER | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTNCLRUSR | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTS2PLOAD | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTSCANCLK | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTSCANEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTSCANIN | | | GOUT | p | TODO |
| DFT_IN_FPGA_OCTSERDATA | | | GOUT | p | TODO |
| DFT_IN_FPGA_OSC1TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_PIPELINE_SE_ENABLE | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLLBYPASS | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLLBYPASS_SEL | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLLESTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_ADVANCE | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_BG_PWRDN | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_BG_RESET | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_BWADJ | | 0-11 | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_CLKF | | 0-12 | GOUT | p | TODO |

continues on next page

Table 23 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|-----------------------------------|----------|-----------|-----------------|----------|---------------|
| DFT_IN_FPGA_PLL_CLKOD | | 0-8 | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_CLKR | | 0-5 | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_CLK_SELECT | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_ENSAT | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_FASTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_OUTRESET | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_OUTRESETALL | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_PWRDN | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_EXT_SEL | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_PWRDN | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_RESET | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_DRV | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_OUT | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_REP | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_SEL | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_RESET | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_STEP | | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_TEST | 1-3 | | GOUT | p | TODO |
| DFT_IN_FPGA_PLL_TESTBUS_SEL | | 0-4 | GOUT | p | TODO |
| DFT_IN_FPGA_PSTDQSENA | | | GOUT | p | TODO |
| DFT_IN_FPGA_QSPITESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_S2FAXICLK_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_SCANIN | | 0-389 | GOUT | p | TODO |
| DFT_IN_FPGA_SCAN_EN | | 0 | GOUT | p | TODO |
| DFT_IN_FPGA_SDMMCTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_SPIMTESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_SPTTESTEN | 3-4 | | GOUT | p | TODO |
| DFT_IN_FPGA_TEST_CKEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_TEST_CLK | | | DCMUX | p | TODO |
| DFT_IN_FPGA_TEST_CLKOFF | | | GOUT | p | TODO |
| DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_USBMPTTESTEN | | 0 | GOUT | p | TODO |
| DFT_IN_FPGA_USBULPICLK_TESTEN | | 0-1 | GOUT | p | TODO |
| DFT_IN_FPGA_VIOSCANCLK_TESTEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_VIOSCANEN | | | GOUT | p | TODO |
| DFT_IN_FPGA_VIOSCANIN | | | GOUT | p | TODO |
| DFT_IN_HPS_TESTMODE_N | | | GOUT | p | TODO |
| DFT_OUT_FPGA_BIST_CPU_SO | | | GIN | i | TODO |
| DFT_OUT_FPGA_BIST_L2_SO | | | GIN | i | TODO |
| DFT_OUT_FPGA_BIST_PERI_SO | 0-2 | | GIN | i | TODO |
| DFT_OUT_FPGA_DLLLOCKED | | | GIN | i | TODO |
| DFT_OUT_FPGA_DLLSETTING | | 0-6 | GIN | i | TODO |
| DFT_OUT_FPGA_DLLUPDWNCORE | | | GIN | i | TODO |
| DFT_OUT_FPGA_HIOCDATA3IN | | 0-44 | GIN | i | TODO |
| DFT_OUT_FPGA_HIODQSOUT | | 0-4 | GIN | i | TODO |
| DFT_OUT_FPGA_HIODQSUNGATING | | 0-4 | GIN | i | TODO |
| DFT_OUT_FPGA_HIOOCTRT | | 0-4 | GIN | i | TODO |
| DFT_OUT_FPGA_HIOSCANOUT | | 0-1 | GIN | i | TODO |
| DFT_OUT_FPGA_IPSCOUT | | 0-4 | GIN | i | TODO |

continues on next page

Table 23 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|------------------------------|----------|-----------|-----------------|----------|---------------|
| DFT_OUT_FPGA_MEM_CPU_SO | | | GIN | i | TODO |
| DFT_OUT_FPGA_MEM_L2_SO | | | GIN | i | TODO |
| DFT_OUT_FPGA_MEM_PERI_SO | 0-2 | | GIN | i | TODO |
| DFT_OUT_FPGA_OCTCLKUSRDT | | | GIN | i | TODO |
| DFT_OUT_FPGA_OCTCOMPOUT_RDN | | | GIN | i | TODO |
| DFT_OUT_FPGA_OCTCOMPOUT_RUP | | | GIN | i | TODO |
| DFT_OUT_FPGA_OCTSCANOUT | | | GIN | i | TODO |
| DFT_OUT_FPGA_OCTSERDATA | | | GIN | i | TODO |
| DFT_OUT_FPGA_PLL_TESTBUS_OUT | | 0-2 | GIN | i | TODO |
| DFT_OUT_FPGA_PSTTRACKSAMPLE | | 0-4 | GIN | i | TODO |
| DFT_OUT_FPGA_PSTVFIFO | | 0-4 | GIN | i | TODO |
| DFT_OUT_FPGA_SCANOUT_100_126 | | 0-26 | GIN | i | TODO |
| DFT_OUT_FPGA_SCANOUT_131_250 | | 0-119 | GIN | i | TODO |
| DFT_OUT_FPGA_SCANOUT_15_83 | | 0-68 | GIN | i | TODO |
| DFT_OUT_FPGA_SCANOUT_254_264 | | 0-10 | GIN | i | TODO |
| DFT_OUT_FPGA_SCANOUT_271_389 | | 0-118 | GIN | i | TODO |
| DFT_OUT_FPGA_SCANOUT_2_3 | | 0-1 | GIN | i | TODO |
| DFT_OUT_FPGA_VIOSCANOUT | | | GIN | i | TODO |
| DFX_IN_FPGA_T2_CLK | | | GOUT | p | TODO |
| DFX_IN_FPGA_T2_DATAIN | | | GOUT | p | TODO |
| DFX_IN_FPGA_T2_SCAN_EN_N | | | GOUT | p | TODO |
| DFX_OUT_FPGA_DATA | | 0-17 | GIN | i | TODO |
| DFX_OUT_FPGA_DCLK | | | GIN | i | TODO |
| DFX_OUT_FPGA_OSC1_CLK | | | GIN | i | TODO |
| DFX_OUT_FPGA_PR_REQUEST | | | GIN | i | TODO |
| DFX_OUT_FPGA_S2F_DATA | | 0-31 | GIN | i | TODO |
| DFX_OUT_FPGA_SDRAM_OBSERVE | | 0-4 | GIN | i | TODO |
| DFX_OUT_FPGA_T2_DATAOUT | | | GIN | i | TODO |
| DFX_SCAN_CLK | | | GOUT | p | TODO |
| DFX_SCAN_DIN | | | GOUT | p | TODO |
| DFX_SCAN_DOUT | | | GIN | i | TODO |
| DFX_SCAN_EN | | | GOUT | p | TODO |
| DFX_SCAN_LOAD | | | GOUT | p | TODO |
| F2S_CTRL | | | GOUT | p | TODO |
| F2S_JTAG_ENABLE_CORE | | | GOUT | p | TODO |

HPS_TPIU_TRACE

| Port Name | Instance | Port bits | Route node type | Inverter | Documentation |
|--------------|----------|-----------|-----------------|----------|---------------|
| TRACECLKIN | | | DCMUX | p | TODO |
| TRACECLK_CTL | | | GOUT | p | TODO |
| TRACE_DATA | | 0-31 | GIN | i | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|---------------------------|---------------|
| TRACECLK | | | > | HPS_CLOCKS:TPIU_TRACE_CLK | TODO |

2.5 Options

| Name | Type | Values | Default | Documentation |
|--|------|---|---------|---|
| AL- LOW_DEVICE_WIDE_OUTPUT_ENABLE_DIS | Bool | t/f | t | TODO |
| COMPRES- SION_DIS | Bool | t/f | f | Bitstream compres- sion flag |
| CRC_DIVIDE_ORDER | Num | <ul style="list-style-type: none"> • 0-8 | 8 | TODO |
| CRC_ERROR_DETECTION_EN | Bool | t/f | f | TODO |
| CVPCIE_MODE | Ram | 0-3 | 0 | TODO |
| CVP_CONF_DONE_EN | Bool | t/f | t | TODO |
| DE- VICE_WIDE_RESET_EN | Bool | t/f | t | TODO |
| DRIVE_STRENGTH | Ram | 0-3 | 1 | TODO |
| EXTER- NAL_CLK_SPI | Num | <ul style="list-style-type: none"> • 12 • 25 • 50 • 100 | 100 | Choose the (rough, +/- 20%) frequency of the internal oscil- lator |
| IDCODE | Ram | 00-ff | | Low 8 bits of the ID- CODE of the device |
| IOCSR_READY_FROM_MIOCSR_DONE_EN | Bool | t/f | t | TODO |
| JTAG_ID | Ram | 32 bits | ffffff | 32-bits JTAG id |
| NCEO_DIS | Bool | t/f | t | TODO |
| OCT_DONE_DIS | Bool | t/f | t | TODO |
| OPT_A | Ram | 0000-fff | | TODO |
| OPT_B | Ram | 64 bits | | TODO |
| RE- LEASE_CLEAR_BEFORE_TRISTATES_DIS | Bool | t/f | t | TODO |
| RETRY_CONFIG_ON_ERROR_EN | Bool | t/f | t | TODO |
| START_UP_CLOCK | Ram | 00-ff | 3f | TODO |

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
    int pin_count;
    char type;
    int width_in_pins;
    int height_in_pins;
    int width_in_mm;
    int height_in_mm;
};

const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

| Enum | Type | Pins | Size in mm | Size in pins |
|---------|------|------|------------|--------------|
| PKG_F17 | f | 256 | 16x16 | 17x17 |
| PKG_F23 | f | 484 | 22x22 | 23x23 |
| PKG_F27 | f | 672 | 26x26 | 27x27 |
| PKG_F31 | f | 896 | 30x30 | 31x31 |
| PKG_F35 | f | 1152 | 34x34 | 35x35 |
| PKG_U15 | u | 324 | 18x18 | 15x15 |
| PKG_U19 | u | 484 | 22x22 | 19x19 |
| PKG_U23 | u | 672 | 28x28 | 23x23 |
| PKG_M11 | m | 301 | 21x21 | 11x11 |
| PKG_M13 | m | 383 | 25x25 | 13x13 |
| PKG_M15 | m | 484 | 28x28 | 15x15 |

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };

struct Model {
    const char *name;
    const variant_info &variant;
    package_type_t package;
    char temperature;
    char speed;
    char pcie, gxb, hmc;
    uint16_t io, gpio;
};

struct variant_info {
    const char *name;
    const die_info &die;
    uint16_t idcode;
    int alut, alm, memory, dsp, dpll, dll, hps;
};

struct die_info {
    const char *name;
    die_type_t type;
    uint8_t tile_sx, tile_sy;
    // ...
};

const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name - the SKU, for instance 5CSEBA6U23I7
- variant - its associated variant_info
- package - the packaging used
- temperature - the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed - the speed grade, 6-8, smaller is faster
- pcie - number of PCIe interfaces (depends on both variant and number of available pins)
- gxb - ??? (same)
- hmc - number of Memory interfaces (same)
- io - number of i/os
- gpio - number of fpga-usable gpios

The Variant fields are:

- name - name of the variant, for instance se120b

- die - its associated die_info
- idcode - the IDCODE associated to this variant (not unique per variant at all)
- alut - number of LUTs
- alm - number of logic elements
- memory - bits of memory
- dsp - number of dsp blocks
- dpll - number of pll
- dll - number of delay-locked loops
- hps - number of arm cores

The Die usable fields are:

- name - name of the die, for instance sx120f
- type - the enum value for the die type
- tile_sx, tile_sy - size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias “ms” for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

```
using pos_t = uint16_t;           // Tile position

static constexpr uint32_t pos2x(pos_t xy);
static constexpr uint32_t pos2y(pos_t xy);
static constexpr pos_t xy2pos(uint32_t x, uint32_t y);
```

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;        // Route node id

enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t y, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2y(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
```

(continues on next page)

(continued from previous page)

```
std::string rn2s(rnode_t rn);
```

A `rnode_t` represents a node in the routing network. It is characterized by its type (`rnode_type_t`) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different components. `rnode_types_names` gives the string representation for every `rnode_type_t` value, and `rnode_type_lookup` finds the `rnode_type_t` for a given name. `rn2s` provides a string representation of the `rnode` (TYPE.xxx.yyy.zzzz).

The `rnode_type_t` value 0 is NONE, and a `rnode_t` of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;           // Port node id

enum block_type_t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;

enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup(const std::string &n) const;

constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex, int16_t
    ↪ pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_t,
    ↪ bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt(pnode_t pn);
constexpr pos_t pn2p(pnode_t pn);
constexpr uint32_t pn2x(pnode_t pn);
constexpr uint32_t pn2y(pnode_t pn);
constexpr int8_t pn2bi(pnode_t pn);
constexpr int16_t pn2pi(pnode_t pn);

std::string pn2s(pnode_t pn);
```

A `pnode_t` represents a port of a logical block. It is characterized by the block type (`block_type_t`), the block tile position, the block number instance (when appropriate, -1 when not), the port type (`port_type_t`) and the bit number in the port (when appropriate, -1 when not). `pn2s` provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The `block_type_t` value 0 is BNONE, the `port_type_t` value 0 is PNONE, and `pnode_t` 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

```
std::vector<pnode_t> p2p_from(pnode_t pn) const;
pnode_t p2p_to(pnode_t pn) const;
```

These two methods allow to find the direct connections between logic port nodes of different logic blocks. The connections being 1:N the `p2p_from` method can give multiple results while `p2p_to` only answers one node or the value 0.

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method `rnode_link` links two nodes together with `n1` as source and `n2` as destination, automatically converting from `pnode_t` to `rnode_t` when needed. `rnode_unlink` disconnects anything connected to the destination `n2`.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

`route_all_active_links` gives all current active connections. `route_frontier_links` solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Clock mux blocks management

The link information provided earlier in the documentation for the clock muxes is available in those tables. The first index of the table is the clock number, the second the value of the `input_sel` register. The first element of the pair is a `CMUX_*` constant with the name derived from the table (f.i. `CMUX_CLKPIN_SEL`) and the second the instance number.

3.7 Logic block management

```
const std::vector<pos_t> &lab_get_pos() const
[etc]

const std::vector<block_type_t> &pos_get_bels(pos_t pos) const
```

The numerous `xxx_get_pos()` methods gives the list of positions of logic blocks of a given type. The known types are `lab`, `mlab`, `m10k`, `dsp`, `hps`, `gpio`, `dqs16`, `fp11`, `cmuxc`, `cmuxv`, `cmuxh`, `dll`, `hssi`, `cbuf`, `lvl`, `ctrl`, `pma3`, `serpar`, `term` and `hip`. A vector is empty when a block type doesn't exist in the given die.

In the `hps` case the 37 blocks can be indexed by `hps_index_t` enum.

Alternatively the `pos_get_bels()` method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };

enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;
```

(continues on next page)

(continued from previous page)

```

struct bmux_setting_t {
    block_type_t btype;
    pos_t pos;
    bmux_type_t mux;
    int midx;
    int type;
    bool def;
    uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
    std::vector<uint8_t> r;
};

int bmux_type(block_type_t btype, pos_t pos, bmux_type_t mux, int midx) const;
bool bmux_get(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_setting_t &
    ↪ s) const;
bool bmux_set(const bmux_setting_t &s);
bool bmux_m_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_type_t s);
bool bmux_n_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint32_t s);
bool bmux_b_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bool s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint64_t s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, const_
    ↪ std::vector<uint8_t> &s);

std::vector<bmux_setting_t> bmux_get() const;

```

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), boolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.8 Inverters management

```

enum invert_t {
    INV_NO,
    INV_YES,
    INV_PROGRAMMABLE,
    INV_UNKNOWN
};

invert_t rnode_is_inverting(rnode_t node) const;

```

The rnode_is_inverting method allows to know whether a given rnode is inverting. The information is not yet available for all nodes though.

```

struct inv_setting_t {
    rnode_t node;
    bool value;
}

```

(continues on next page)

(continued from previous page)

```

    bool def;
};

std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);

```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.9 Pin/package management

```

enum pin_flags_t : uint32_t {
    PIN_IO_MASK      = 0x00000007,
    PIN_DPP          = 0x00000001, // Dedicated Programming Pin
    PIN_HSSI         = 0x00000002, // High Speed Serial Interface input
    PIN_JTAG         = 0x00000003, // JTAG
    PIN_GPIO         = 0x00000004, // General-Purpose I/O

    PIN_HPS          = 0x00000008, // Hardware Processor System

    PIN_DIFF_MASK    = 0x00000070,
    PIN_DM           = 0x00000010,
    PIN_DQS          = 0x00000020,
    PIN_DQS_DIS      = 0x00000030,
    PIN_DQSB         = 0x00000040,
    PIN_DQSB_DIS     = 0x00000050,

    PIN_TYPE_MASK    = 0x00000f00,
    PIN_DO_NOT_USE   = 0x00000100,
    PIN_GXP_RREF     = 0x00000200,
    PIN_NC           = 0x00000300,
    PIN_VCC          = 0x00000400,
    PIN_VCCL_SENSE   = 0x00000500,
    PIN_VCCN         = 0x00000600,
    PIN_VCCPD        = 0x00000700,
    PIN_VREF         = 0x00000800,
    PIN_VSS          = 0x00000900,
    PIN_VSS_SENSE    = 0x00000a00,
};

struct pin_info_t {
    uint8_t x;
    uint8_t y;
    uint16_t pad;
    uint32_t flags;
    const char *name;
    const char *function;
    const char *io_block;
    double r, c, l, length;
    int delay_ps;
};

```

(continues on next page)

(continued from previous page)

```

    int index;
};

const pin_info_t *pin_find_pos(pos_t pos, int index) const;
const pin_info_t *pin_find_pnode(pnode_t pn) const;

```

The `pin_info_t` structure describes a pin with:

- x, y - its coordinates in the package grid (not the fpga grid, the pins one)
- pad - either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags - flags describing the pin function
- name - pin name, like A1
- function - pin function as text, like “GND”
- io_block - name of the I/O block for power purposes, like 9A
- r, c, l - electrical characteristics of the pin-pad connection wire
- length - length of the wire
- delay_ps - usual signal transmission delay is ps
- index - pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The `pin_find_pos` method looks up a pin from a gpio tile/index combination. The `pin_find_pnode` method looks up a pin from a gpio or hmc pnode.

3.10 Options

```

struct opt_setting_t {
    bmux_type_t mux;
    bool def;
    int type;
    uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
    std::vector<uint8_t> r;
};

int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);

std::vector<opt_setting_t> opt_get() const;

```

The options work like the block muxes without a block, tile or instance number. They’re otherwise the same.

3.11 Bitstream management

```
void clear();  
void rbf_load(const void *data, uint32_t size);  
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generates a rbf from the current state.

3.12 HMC bypass

```
pnode_t hmc_get_bypass(pnode_t pn) const;
```

The hmc_get_bypass method gives the associated HMC port to a given one when in bypass mode. Specifically, to find the rnode corresponding to a given GPIO port connected to the HMC in bypass mode do:

- Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN). There should be only one even in the p2p_from case.
- Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independent)
- Get the associated routing node with pnode_to_rnode.

THE MISTRAL-CV COMMAND-LINE PROGRAM

The `mistral-cv` command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

```
mistral-cv models
```

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

```
mistral-cv routes <model> <file.rbf>
```

Dumps the active routes in a rbf.

4.3 routes2

```
mistral-cv routes <model> <file.rbf>
```

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

```
mistral-cv cycle <model> <file.rbf> <file2.rbf>
```

Loads the rbf in `file1.rbf` and saves it back in `file2.rbf`. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

```
mistral-cv bels <model>
```

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory and generated compressed per-die binary data that is embedded in the library. The source code generation is currently done with python programs (tools directory) and the binary data through the routes-to-bin executable.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001  
→3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.004.  
→0003
```

The “.3” indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

5.3 Block muxes

The lists of block muxes and options muxes are independant of the dies. They’re in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43  
0 off  
1 on !  
7 dft_pprog
```

“g” indicates the subtype of mux, which is block-dependant, here “global”. ‘m’ indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it’s an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is ‘n’ and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv          b-    6.45
```

The ‘b’ indicates boolean, and ‘-’ indicates the default is false, otherwise it is ‘+’ for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en             b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode       r-:2    2.21 2.22
g clk0_src           r2:4 760 761 762 763
```

In the second case the ‘2’ between r and : indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype ‘c’ are instanciated on the counter number, hence have 9 values. The mux is written as:

```
c cnt_in_src        r2:2 600 601 | 602 603 | 604 605 | 606 607 | 608 609
↪ | 610 611 | 612 613 | 614 615 | 616 617
c dprio0_cnt_hi_div r1:8
* 8 9 10 11 12 13 14 15
* 24 25 26 27 28 29 30 31
* 40 41 42 43 44 45 46 47
* 56 57 58 59 60 61 62 63
* 72 73 74 75 76 77 78 79
* 88 89 90 91 92 93 94 95
* 104 105 106 107 108 109 110 111
* 120 121 122 123 124 125 126 127
* 136 137 138 139 140 141 142 143
```

Either the bits are indicated on the same line separated by ‘|’, or they’re set as one set per line start with an indented ‘*’.

The lab, mlab, m10k, mlab and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.hpp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where block is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.9 Binary data

5.9.1 Generation and embedding

The binary blocks are accessible as individual files as <chip>-r.bin in the libmistral build subdirectory. They're embedded into object files and linked in the library where they're accessed through symbols _binary_<chip>_r_bin_start and _binary_<chip>_r_bin_end.

The .bin files are generated with the routes-to-bin executable:

```
routes-to-bin mistral/data <chip> build/libmistral
```

The decompressed data starts by a header and is followed by a number of data blocks.

5.9.2 Header

```
uint32_t off_rnode
uint32_t off_rnode_end
uint32_t off_rnode_hash
uint32_t off_line_info
uint32_t size_rnode_hash
uint32_t count_rnode
```

- off_rnode: offset from the start of the data of the routing node information block
- off_rnode_end: offset from the start of the data of the end of the routing node information block
- off_rnode_hash: offset from the start of the data of the routing node hash block
- off_line_info: offset from the start of the data of the line information block
- size_rnode_hash: number of entries in the routing node hash block
- count_rnode: number of routing nodes

5.9.3 Routing node information block

This block consists of a sequence of variable-length records, one per node. The non-variable part is in the structure `rnode_base`.

```
rnode_t node
uint8_t pattern
uint8_t target_count
uint16_t line_info_index
uint16_t driver_position
uint16_t padding
uint32_t fw_pos
rnode_t sources[]
union {float, rnode_t} targets[]
uint16_t target_positions[]
/* aligned to 32 bits */
```

- node: id of the routing node
- pattern: pattern number of the mux, 0xff if none
- target_count: number of taps on the metal line (can be zero)
- line_info_index: index in the line info table to the physical characteristics of the line (0xffff if none)
- driver_position: position of the driver in the line
- fw_pos: position of the mux in the firmware as $x + y * \text{width}$ (0 if none)
- sources[]: array of sources, size = `rmux_patterns[pattern].span`
- target[]: array of targets, either `rnode_t` or float with the capacitance
- target_position: array of the target positions along the line, bit 15 = target is a capacitance

The position of the end of the block is available in the global header to know when to stop when scanning. The class method `rnode_next` allows to go from one `rnode_base` to the next. The class method `rnode_sources` provides a pointer to the start of the sources array from the `rnode_base` object. The class method `rnode_targets_rnode` gives the target

array as a const `rnode_t *`, `rnode_targets_caps` gives the target array as const float `*`, `rnode_targets_pos` the positions as const `uint16_t *`.

5.9.4 Routing node hash

The block is composed of two parts, an opaque block with the bdz-ph lookup data, and a table of offsets in the routing node information block. The table is a offset size `rnode_opaque_hash` inside the block.

The method `rnode_lookup` does the hash lookup and provides a pointer to the `rnode_base` if the node exists.

5.9.5 Line information block

The block is an array of `rnode_line_information` structures.

```
float tc1
float tc2
float r85
float c
uint32_t length
```

- `tc1`: temperature compensation order 1 coefficient
- `tc2`: temperature compensation order 2 coefficient
- `r85`: resistance at 85C in ohms/um
- `c`: capacitance in fF/um
- `length`: length of the line in um

The temperature compensation formula for the resistance is based on a 2nd-order model around 25C: $tc(t) = 1 + tc1 * (t-25) + tc2 * (t-25)^2$. The resistance for a given temperature is $r(t) = r85 * tc(t) / tc(85)$.

Some lines have length 1, it just means the drivers and taps are at the extremities only and the length has been folded in.