Mistral documentation

Release 1.0

CONTENTS

1 7	e Cyclone V FPGA	1
1	The FPGAs	1
1	Bitstream stucture	2
1	Logic blocks	2
1	Routing network	3
1	Programmable inverters	3
2 (cloneV internals description	5
2		5
2		6
2		22
2		35
2		
3 (cloneV library usage	137
3		_
3		
3		
3		
3		
3		
3	ϵ	
3		
3		
3	0 Options	
	1 Bitstream management	
3	2 HMC bypass	
4]	e mistral-cv command-line program	147
4		147
4		
4		
4		
4		
4		
4		
4	1	
5 N	stral CycloneV library internals	149
5		149

5.2	Routing data	149
5.3	Block muxes	149
5.4	Logic blocks	151
5.5	Inverters	151
5.6	Forced-1 bits	151
5.7	Packages	151
5.8	Models	151
5.9	Binary data	151

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- · Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most of the periphery routing nodes (GIN, GOUT, DCMUX, GCLK, RCLK, PCLK) invert the signal. The inner nodes of the data networks never invert, the situation with the clock network is not yet clear. Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter. Each block connection description indicates whether the node is inverting (n=no, i=yes, p=programmable, ?=unknown yet).

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell $9 \rightarrow \text{cells } 0-9 \rightarrow \text{lab } (x, u-1)$ cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

Name	Instance	Туре	Values	Default	Documenta-
					tion
ARITH_SEL	0-9	Mux		lut	Select whether
			 adder 		the data input
			• lut		of the FF is the
					LUTs or the
					adder
BCLK_SEL	0-9	Mux		off	Select the clock
			• off		input to the two
			• clk0		middle FFs
			• clk1		
			• clk2		
BCLR_SEL	0-9	Num		0	Select the aclr
			• 0-1		input to the two
					bottom FFs

Table 1 – continued from previous page

			11/1	D (1:	
Name	Instance	Туре	Values	Default	Documenta- tion
BDFF0	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1L	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BEF_SEL	0-9	Mux		e	Select which
			• e		input goes to the
			• f		sdata input of
					the two bottom
BMODE	0-9	Mux		c_e	FFs Connectivity
DIVIODE		With	• e_1	0_0	mode of the
			• f_1		bottom part of
			• c_e		the cell
			• c_f		uno con
BPKREG0	0-9	Bool	t/f	f	Force the top
					FF of the bot-
					tom half to get
					its input from
					tef_sel
BPKREG1	0-9	Bool	t/f	f	Force the bot-
BSCLR_DIS	0-9	Bool	t/f	f	
Dat OVD EM	0.0		. 10		
BSLOAD_EN	0-9	Rool	t/I	1	
B_FEEDBACK_	SE0 -9	Num		0	Select which of
_			• 0-1		the FFs goes to
					the bottom feed-
					back line
LUT_MASK	0-9	Ram	64 bits	0	LUT values, A
					has bits 0-15, B
					16-23, C 24-31,
					D 32-47, E 48-
					55. F 56-63
BPKREG1 BSCLR_DIS BSLOAD_EN B_FEEDBACK_	0-9 0-9 0-9	Bool Bool Num	t/f t/f t/f • 0-1	f f 0	FF of the bottom half to get its input from tef_sel Force the bottom FF of the bottom half to get its input from tef_sel Disable sync clear for the bottom half Select whether to enable the sync load line of the two bottom FFs Select which of the FFs goes to the bottom feedback line LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48-

Table 1 – continued from previous page

Name	Instance	Type	\/al	Defectiv	
		Туре	Values	Default	Documenta- tion
SHARE	0-9	Bool	t/f	f	Route the share line to the addition
TCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	Select the clock input for the top and bottom FFs
TCLR_SEL	0-9	Num	• 0-1	0	Select the aclr input to the two top FFs
TDFF0	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TDFF1	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TDFF1L	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TEF_SEL	0-9	Mux	• e • f	e	Select which input goes to the sdata input of the two top FFs
TMODE	0-9	Mux	• e_0 • f_0 • d_e • d_f	d_e	Connectivity mode of the top part of the cell
TPKREG0	0-9	Bool	t/f	f	Force the top FF of the top half to get its input from tef_sel
TPKREG1	0-9	Bool	t/f	f	Force the bot- tom FF of the top half to get its input from tef_sel
TSCLR_DIS	0-9	Bool	t/f	f	Disable sync clear for the top half
TSLOAD_EN	0-9	Bool	t/f	f	Select whether to enable the sync load line of the two top FFs

Table 1 – continued from previous page

Nama	Inotonoo		Volues		Dogumento
Name	Instance	Туре	Values	Default	Documenta- tion
T_FEEDBACK_	SB0-9	Num	• 0-1	0	Select which of the FFs goes to the top feedback line
ACLR0_INV		Bool	t/f	f	Optional inverter for asynchronous clear 0
ACLR0_SEL		Mux	• din3 • aclr0	din3	Selects between clock and data for async clear 0
ACLR1_INV		Bool	t/f	f	Optional inverter for asynchronous clear 1
ACLR1_SEL		Mux	• din2 • aclr1	din2	Selects between clock and data for async clear 1
BTO_DIS		Bool	t/f	f	When disabled, allows carry in/share in from local cell 4 into local cell 5
BYPASS_DIS		Bool	t/f	t	Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)
CLK0_INV		Bool	t/f	f	Optional inverter for clock
CLK0_SEL		Mux	• clka • clkb	clka	Selects between the two interme- diate clock lines for clock 0
CLK1_INV		Bool	t/f	f	Optional inverter for clock
CLK1_SEL		Mux	• clka • clkb	clka	Selects between the two intermediate clock lines for clock 1

Table 1 – continued from previous page

Nama	Instance		Values		Deguments
Name	Instance	Туре	values	Default	Documenta-
~			- 12		tion
CLK2_INV		Bool	t/f	f	Optional in-
					verter for clock
					2
CLK2_SEL		Mux		clka	Selects between
			• clka		the two interme-
			• clkb		diate clock lines
					for clock 2
CLKA_SEL		Mux		cin0	Selects between
			• cin0		clock and data
			• din0		for the clka in-
					termediate line
CLKB_SEL		Mux		cin1	Selects between
CERD_SEE		Wax	• cin1		clock and data
			• din1		for the clkb in-
			- unii		termediate line
DET MODE		Maria			
DFT_MODE		Mux	m	on	TODO
			• off		
			• on		
			• dft_pprog		
ENO EN		D 1			E 11 4
EN0_EN		Bool	t/f	t	Enables the en-
					able 0 line (else
					always on)
EN0_NINV		Bool	t/f	t	Optional in-
					verter for enable
					0
EN1_EN		Bool	t/f	t	Enables the en-
					able 1 line (else
					always on)
EN1_NINV		Bool	t/f	t	Optional in-
					verter for enable
					1
EN2_EN		Bool	t/f	t	Enables the en-
					able 2 line (else
					always on)
EN2_NINV		Bool	t/f	t	Optional in-
,					verter for enable
					2
REGSCAN_LATC	CH EN	Bool	t/f	f	TODO
SCLR_DIS		Bool	t/f	f	Disable syn-
2021_210				_	chronous clear
					globally
SCLR_INV		Bool	t/f	f	Optional in-
SCLK_IIV		Door	V1	1	verter for
					synchronous clear
					clear

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
SCLR_SEL		Mux	• din3 • din1	din3	Source selection for synchronous clear
SLOAD_EN		Bool	t/f	t	Enable syn- chronous load globally
SLOAD_INV		Bool	t/f	f	Optional inverter for synchronous load
SLOAD_SEL		Mux	• din2 • din1	din1	Source selection for synchronous load
TTO_DIS		Bool	t/f	f	When disabled, allows carry in/share in from the lab at (x, y+1) cell 9 into local cell 0

Port	In-	Port	Route	In-	Documentation
Name	stance	bits	node type	verter	
A	0-9		GOUT	n	Data input to the lab cell
ACLR		0-1	TCLK	i	Common clock inputs for asynchronous clear of the FFs
В	0-9		GOUT	n	Data input to the lab cell
С	0-9		GOUT	n	Data input to the lab cell
CLKIN		0-1	TCLK	i	Common clock inputs for clocking of the FFs
D	0-9		GOUT	n	Data input to the lab cell
DATAIN		0-3	GOUT	i	Common data inputs for enables, sync clear and load
E0	0-9		GOUT	n	Data input to the lab cell
E1	0-9		GOUT	n	Data input to the lab cell
F0	0-9		GOUT	n	Data input to the lab cell
F1	0-9		GOUT	n	Data input to the lab cell
FFB0	0-9		GIN	i	Output from either the top FF of the bottom hslf of the lab cell
					or the bottomlut to data routing
FFB1	0-9		GIN	i	Output from either the bottom FF of the bottom hslf of the lab
					cell or the bottom lut to data routing
FFB1L	0-9		LD	i	Output from either the bottom FF of the bottom hslf of the lab
					cell or the bottom lut to local dispatch
FFT0	0-9		GIN	i	Output from either the top FF of the top hslf of the lab cell or
					the top lut to data routing
FFT1	0-9		GIN	i	Output from either the bottom FF of the top hslf of the lab cell
					or the top lut to data routing
FFT1L	0-9		LD	i	Output from either the bottom FF of the top hslf of the lab cell
					or the top lut to local dispatch




Fig. 2: One of the 10 cells of the LAB.




Fig. 3: The possible interconnection modes for the top and the bottom halves, used in tmode and bmode.

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

Name	Instance	Type	Values	Default	Documenta- tion
MADDG_VOLTA	G E	Mux	• vecl • vechg	vccl	TODO
MCRG_VOLTAC	Е	Mux	• vechg • vecl	vechg	TODO
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LAT	CH_EN	Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE_	LENGTH	Num	• 500 • 650 • 800 • 950	500	TODO

2.2.3 DSP

The DSP blocks provide a multiply-adder with differents modes. Its large number of inputs and output makes it span two tiles vertically.

The modes are are:

- Three 9x9 multipliers in parallel
- Two 18x19 multipliers in parallel
- Two 18x19 multipliers with the results combined through add or sub
- One 18x18 multiplier added to a 36-bits value
- One 27x27 multiplier

Data input is through 12 blocks of 9 bits, the mapping of their use depending on the mode. Each bit can be individually inverted. Unconnected bits default to 1 and must be inverted to get a 0. We are only able to do 18x18 multipliers, 18x19 configuration is not understood.

The two operands of a multiplier are called X and Y. The Z operand is use in preadder mode and acts on Y. When in two-multiplier mode they are called A and B. Three-multiplier mode is very similar to single with the inputs and outputs packed in the 27-bits inputs/54-bits output registers. Preadder is not officially supported in 3-multiplier mode.

Mapping of data input blocks to multiplier ports is as follows:

Multiplier mode	AX	AY	AZ	BX	BY	BZ
1 or 3, no preadder	7, 6, 0	9, 8, 2				
3, preadder active	7, 6, 0	8, 3, 2	10, 5, 4			
2	1, 0	3, 2	5, 4	7, 6	9, 8	11, 10
18x18+36	1, 0	3, 2	5, 4	9, 8, 7, 6		

Result is in the single 74-bits wide RESULT port, which is split in half in two-18x19-parallel mode with the B result in bits [73:37].

Name	Instance	Туре	Values	Default	Documenta- tion
ACC_INV		Bool	t/f	f	TODO
ACLR0_INV		Bool	t/f	f	Invert aclr 0
ACLR0_SEL		Num	W1	0	Input for aclr 0
TIEERO_SEE		T (dill	• 0		input for ucir o
			• 2		
			_		
ACLR1_INV		Bool	t/f	f	Invert aclr 1
ACLR1_SEL		Num		1	Input for aclr 1
			• 1		
AX_SIGNED		Bool	t/f	f	Is port X of mul-
					tiplier A signed?
AY_SIGNED		Bool	t/f	f	Is port Y of mul-
					tiplier A signed?
BX_SIGNED		Bool	t/f	f	Is port X of mul-
					tiplier B signed?
BY_SIGNED		Bool	t/f	f	Is port Y of mul-
					tiplier B signed?
CAS-		Bool	t/f	f	TODO
CADE_1ST_EN					
CASCADE_EN		Bool	t/f	f	TODO
CHAIN_OUTPU	JT_EN	Bool	t/f	f	TODO
CLK0_INV		Bool	t/f	f	Invert clock 0
CLK0_SEL		Num		0	Input for clock 0
			• 0		
			• 3		
CLK1_INV		Bool	t/f	f	Invert clock 1
CLK1_INV CLK1_SEL		Num	U1	1	Input for clock 1
CLK1_SEL		Nulli	• 1	1	input for clock i
			• 4		
			· •		
CLK2_INV		Bool	t/f	f	Invert clock 2
CLK2_SEL		Num		2	Input for clock 2
		- 1,0,000	• 2		
			• 5		
CLK_AX17_SEI		Num		0	TODO
			• 0-2		
CLK_AYZ17_SI	EL	Num		0	TODO
			• 0-2		
CLK_BX17_SEI	L	Num		0	TODO
			• 0-2		
					atinuos on novt nago

Table 2 – continued from previous page

Name	Name		inued from previous p	-	Decomposite
CLK_BYZ17_SEL	Name Instance	Type	Values	Default	Documenta-
O-2					
CLK_DYN_CTRL_SEL	CLK_BYZ17_SEL	Num		0	TODO
CLK_OPREG_SEL			• 0-2		
CLK_OPREG_SEL					
CLK_OPREG_SEL	CLK_DYN_CTRL_SEL	Num		0	TODO
COEF_INPUT_EN Bool Uff f Use coefficient for multiplier port X DEC_INV DEC_INV DEC_INV Bool Uff f TODO DELAY_CASCADE AY_EN DELAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_TIG_EN Bool Uff f TODO DFT_TIG_EN Bool Uff f TODO DOU- BLE_ACC_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool Uff f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool Uff f Clock 1 always enabled EN- ABLE1_INV Bool Uff f Invert enable on clock 1 EN- ABLE1_INV EN- ABLE1_FORCE Bool Uff f Invert enable on clock 2 always enabled EN- ABLE2_FORCE Bool Uff f Invert enable on clock 2 Invert enable on clock 2 Invert enable on clock 2 Bool DI- REG_ACC_CTRL Mux bypass TODO TODO TODO DVP SPASS TODO			• 0-2		
COEF_INPUT_EN Bool Uff f Use coefficient for multiplier port X TODO DE- LAY_CASCADE AY_EN DE- LAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_TG_EN Bool Uff f TODO DFT_TTG_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool Uff F Clock 0 always enabled EN- ABLE1_FORCE EN- ABLE1_INV Bool Uff f Clock 1 always enabled EN- ABLE1_INV EN- Bool Uff F Clock 2 always enabled Invert enable on clock 1 EN- ABLE2_INV EN- ABLE2_TORCE Bool Uff f Invert enable on clock 2 Invert enable on clock 3 Invert enable on clock 4 Invert enable on clock 4 Invert enable on clock 4 Invert enable on					
COEF_INPUT_EN Bool Uff f Use coefficient for multiplier port X DEC_INV DEC_INV DEC_INV Bool Uff f TODO DELAY_CASCADE AY_EN DELAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_TIG_EN Bool Uff f TODO DFT_TIG_EN Bool Uff f TODO DOU- BLE_ACC_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool Uff f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool Uff f Clock 1 always enabled EN- ABLE1_INV Bool Uff f Invert enable on clock 1 EN- ABLE1_INV EN- ABLE1_FORCE Bool Uff f Invert enable on clock 2 always enabled EN- ABLE2_FORCE Bool Uff f Invert enable on clock 2 Invert enable on clock 2 Invert enable on clock 2 Bool DI- REG_ACC_CTRL Mux bypass TODO TODO TODO DVP SPASS TODO	CLK OPREG SEL	Num		0	TODO
COEF_INPUT_EN Bool t/f f Use coefficient for multiplier port X DEC_INV DEDECTORY Bool Uf F TODO TODO LAY_CASCADE_AY_EN DECTORY DECTOR			• 0-2		
DEC_INV Bool t/f f TODO DE- LAY_CASCADE_AY_EN DE- LAY_CASCADE_BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_ITG_EN Bool t/f f TODO DFT_ITDF_EN Bool t/f f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool t/f f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool t/f f Clock 1 always enabled EN- ABLE1_INV Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • TODO TODO			0 2		
DEC_INV Bool t/f f TODO DE- LAY_CASCADE_AY_EN DE- LAY_CASCADE_BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_ITG_EN Bool t/f f TODO DFT_ITDF_EN Bool t/f f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool t/f f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool t/f f Clock 1 always enabled EN- ABLE1_INV Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • TODO TODO	COFE INDIT EN	Rool	t/f	f	Usa coefficient
DEC_INV	COEF_INFOT_EN	Bool	V1	1	
DEC_INV					_
DE- LAY_CASCADE AY_EN DE- LAY_CASCADE BY_EN DE- LAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_CLK_DIS Bool Uff t TODO DFT_ITG_EN Bool Uff f TODO DFT_ITDF_EN Bool Uff f TODO DFT_TDF_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE1_FORCE EN- ABLE1_INV Bool EN- ABLE1_INV Bool Uff f Clock 0 always enabled Invert enable on clock 0 clock 1 EN- ABLE1_INV EN- ABLE2_INV Bool Uff f Invert enable on clock 1 Clock 2 always enabled EN- ABLE2_INV DEN- ABLE2_INV DEN- ABLE2_INV Bool Uff f Invert enable on clock 2 IDI- REG_ACC_CTRL Bypass reg TODO DYB TODO DYB TODO TODO	DEG DIV		10		
LAY_CASCADE_AY_EN					
DE- LAY_CASCADE_BY_EN DFT_CLK_DIS DFT_TIG_EN Bool DFT_TOP_EN Bool DFT_TOP_EN Bool DFT_TOP_EN Bool DFT_TOP_EN Bool DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE1_FORCE EN- ABLE1_FORCE Bool EN- ABLE1_INV Bool DOU- Bool EN- ABLE2_INV Bool DOU- Bool EN- ABLE2_INV Bool DOU- B		Bool	t/f	f	TODO
LAY_CASCADE_BY_EN					
DFT_CLK_DIS Bool t/f f TODO DFT_ITG_EN Bool t/f f TODO DFT_ITG_EN Bool t/f f TODO DFT_TDF_EN Bool t/f f TODO DOU-	DE-	Bool	t/f	f	TODO
DFT_ITG_EN Bool DFT_TDF_EN Bool DFT_TDF_EN Bool DOU- BLE_ACC_EN Bool EN- ABLE0_INV EN- ABLE1_FORCE Bool EN- ABLE1_INV Bool EN- ABLE1_INV Bool EN- ABLE2_FORCE Bool EN- ABLE2_FORCE Bool EN- ABLE2_INV Bool EN- ABLE2_INV Bool DFT_TDF_EN DFT_TODO TODO	LAY_CASCADE_BY_EN				
DFT_TDF_EN Bool DOU- BLE_ACC_EN Bool EN- ABLE0_FORCE EN- Bool ABLE0_INV Bool EN- Bool E	DFT_CLK_DIS	Bool	t/f	t	TODO
DOU- BLE_ACC_EN Bool Vf F Clock 0 always enabled EN- ABLE0_INV EN- Bool EN- Boo	DFT ITG EN	Bool	t/f	f	TODO
DOU- BLE_ACC_EN Bool Vf F Clock 0 always enabled EN- ABLE0_INV EN- Bool EN- Boo	DFT TDF EN	Bool	t/f	f	TODO
BLE_ACC_EN EN- Bool					
EN- ABLE0_FORCE Bool t/f f Clock 0 always enabled EN- ABLE0_INV EN- Bool t/f f Invert enable on clock 0 EN- ABLE1_FORCE EN- ABLE1_INV Bool t/f f Clock 1 always enabled Invert enable on clock 1 EN- ABLE1_INV Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- ABLE2_INV Bool t/f f Invert enable on clock 1 EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux bypass reg TODO TODO REG_DEC_CTRL Mux bypass TODO		Boor	41	1	1020
ABLEO_FORCE EN- ABLEO_INV Bool EN- Bool EN		Rool	t/f	f	Clock 0 always
EN- ABLE0_INV EN- Bool E		Door	V1	1	
ABLEO_INV EN- ABLE1_FORCE Bool t/f f Clock 1 always enabled EN- ABLE1_INV EN- ABLE2_FORCE Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- ABLE2_INV Bool t/f f Clock 2 always enabled EN- ABLE2_INV F IDI- REG_ACC_CTRL Mux bypass reg TODO		D = =1	L/C	· · ·	
Bool t/f f Clock 1 always enabled EN- ABLE1_INV EN- ABLE2_FORCE Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_FORCE Bool t/f f Clock 2 always enabled EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg Dypass • reg TODO TODO TODO TODO TODO TODO TODO TODO		B001	VI	1	
ABLE1_FORCE EN- ABLE1_INV Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE Bool t/f F Clock 2 always enabled EN- ABLE2_INV Bool t/f f Invert enable on clock 2 Invert enable on clock 2 Invert enable on clock 2 IDI- REG_ACC_CTRL Mux bypass reg TODO IDI- REG_DEC_CTRL Mux bypass reg TODO			10		
EN- ABLE1_INV Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_INV Bool t/f f Clock 2 always enabled Invert enable on clock 2 Invert enable on clock 2 IDI- REG_ACC_CTRL Mux bypass reg TODO		Bool	t/f	İ	
ABLE1_INV EN- ABLE2_FORCE Bool t/f f Clock 2 always enabled EN- ABLE2_INV Bool ABLE2_INV Mux bypass reg TODO REG_DEC_CTRL Mux bypass reg TODO					
Bool t/f f Clock 2 always enabled EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • rodo bypass • bypass • rodo TODO TODO		Bool	t/f	f	
ABLE2_FORCE EN- ABLE2_INV Bool Mux bypass reg DI- REG_ACC_CTRL Mux bypass reg DI- REG_DEC_CTRL Mux bypass reg DI- REG_PRELOAD_CTRL Mux bypass bypass TODO TODO TODO TODO Bypass TODO TODO TODO TODO Bypass TODO TODO TODO Bypass TODO TODO TODO Bypass TODO TODO					
EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg DI- REG_DEC_CTRL Mux • bypass • reg TODO	EN-	Bool	t/f	f	Clock 2 always
ABLE2_INV IDI- REG_ACC_CTRL Mux • bypass • reg DI- REG_DEC_CTRL Mux • bypass • reg DI- REG_DEC_CTRL • bypass • reg DI- REG_PRELOAD_CTRL Mux • bypass • reg Di- Reg_PRELOAD_CTRL • bypass • bypass • bypass • bypass	ABLE2_FORCE				enabled
IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • reg bypass TODO TODO TODO **Description of the property o	EN-	Bool	t/f	f	Invert enable on
IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • reg bypass TODO TODO TODO **Description of the property o	ABLE2_INV				clock 2
REG_ACC_CTRL • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • rodo • bypass • bypass		Mux		bypass	TODO
IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • bypass • bypass			• bypass		
IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass TODO * bypass					
REG_DEC_CTRL • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass TODO			105		
REG_DEC_CTRL • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass TODO	IDI-	Muv		hypace	TODO
IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • bypass		IVIUX	. h.m.a	bypass	וטטט
IDI- REG_PRELOAD_CTRL Mux • bypass TODO	KEU_DEC_CIKL				
REG_PRELOAD_CTRL • bypass			• reg		
REG_PRELOAD_CTRL • bypass					
		Mux		bypass	TODO
• reg	REG_PRELOAD_CTRL				
			• reg		

Table 2 – continued from previous page

Name	Instance	Туре	Nalues	Default	Documenta-
					tion
IDIREG_SUB		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_AX		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_AY		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_AZ		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_BX		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_BY		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_BZ		Mux	• bypass • reg	bypass	TODO
LOAD_VALUE		Ram	00-3f	0	Value to load in the accumulator (1< <n)< td=""></n)<>
MODE		Mux	• m9x9 • m18x19 • m27x27 • m18x19_c		Multiplication configuration
OREG_CTRL		Mux	• bypass • reg	bypass	TODO
PAR- TIAL_RECONFIC	G_EN	Bool	t/f	f	TODO
PREAD- DER_EN		Bool	t/f	f	Preadder activa-

Table 2 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
PREAD-		Bool	t/f	f	Preadder sub-
DER_SUB					straction mode
PRELOAD_INV		Bool	t/f	f	TODO
SUB_INV		Bool	t/f	f	TODO
SYS-		Bool	t/f	f	TODO
TOLIC_REG_EN	N				
COEF_A	0-7	Ram	18 bits	0	Low 18 bits of
					the A multiplier
					coefficients
COEF_B	0-7	Ram	18 bits	0	High 9 bits of A
					or 18 bits of B
					multiplier coef-
					ficients
DATA_INV	0-11	Ram	000-1ff	0	Per-bit inversion
					of DATA_IN.
					Unconnected
					inputs default as
					1 and should be
					inverted to get a
					0.

Port Name	In-	Port bits	Route node	In-	Documentation
	stance		type	verter	
ACCUMU-			GOUT	i	TODO
LATE					
ACLR		2-3	GOUT	i	Asynchronous clear inputs
ACLR		0-1	TCLK	i	Asynchronous clear inputs
CLKIN		3-5	GOUT	i	Clock inputs
CLKIN		0-2	TCLK	i	Clock inputs
DATAIN	0-11	0-8	GOUT	i	The 12 9-bit data input
					blocks
ENABLE		0-2	GOUT	i	Clock enable inputs
LOADCONST			GOUT	i	TODO
NEGATE			GOUT	i	TODO
RESULT		0-73	GIN	i	Final multiplication out-
					put
SUB			GOUT	i	TODO
UNK_IN		30-31, 62-63, 94-95, 126- 127	GOUT	i	TODO

2.2.4 M10K

The M10K blocks provide 10240 (256*40) bits of dual-ported rom or ram.

A_ADDCLR_EN	Name	Instance	Туре	Values	Default	Documenta- tion
A_DATA_FLOW_THRU Bool t/f f TODO	A_ADDCLR_EN		Bool	t/f	f	TODO
A_DMY_PWDWN			Bool	t/f	f	TODO
A_FAST_READ	A_DATA_WIDTI	Ĭ	Num	• 5 • 10 • 20	40	TODO
A_FAST_WRITE	A_DMY_PWDW	N	Ram	0-f	6	TODO
A_OUTCLR_EN	A_FAST_READ		Bool	t/f	f	TODO
A_OUTEN_DELAY Ram 0-7 1 TODO	A_FAST_WRITE		Mux	• fast	off	TODO
A_OUTEN_PUL\$E Ram 0-3 3 TODO A_OUTPUT_SEL Mux • async TODO • async • reg TODO A_SAEN_DELAY Ram 0-7 0 TODO A_SA_WREN_DELAY Ram 0-3 0 TODO A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num • 0-1 0 TODO BOT_1_INCLK_SEL Num • 0-1 0 TODO	A_OUTCLR_EN		Mux	• reg	off	TODO
A_OUTPUT_SEL	A_OUTEN_DEL	AY	Ram	0-7		TODO
A_SAEN_DELAY Ram 0-7 0 TODO			Ram	0-3	3	TODO
A_SA_WREN_DELAY Ram 0-3 0 TODO A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO	A_OUTPUT_SEL		Mux	· ·	async	TODO
A_SA_WREN_DELAY Ram 0-3 0 TODO A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO	A SAEN DELAY	7	Ram	0-7	0	TODO
A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO			Ram	0-3	0	TODO
BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO	A_WL_DELAY		Ram	0-3	1	TODO
BOT_1_ADDCLR_SEL	A_WR_TIMER_F	PULSE	Ram	00-1f	06	TODO
• 0-1 BOT_1_CORECLK_SEL Num • 0-1 0 TODO	BIST_MODE		Bool	t/f	f	TODO
• 0-1	BOT_1_ADDCLF	R_SEL	Num	• 0-1	0	TODO
BOT_1_OUTCLK_SEL Num 0 TODO	BOT_1_CORECL	K_SEL	Num	• 0-1	0	TODO
	BOT_1_INCLK_S	SEL	Num	• 0-1	0	TODO
	BOT_1_OUTCLK	K_SEL	Num	• 0-1	0	TODO

Table 3 – continued from previous page

BOT_LOUTCLR_SEL	News		inued from previous		Decuments
BOT_IOUTCLE_SEL Num	Name Instance	Туре	Values	Default	Documenta-
BOT_CEO_INV					
BOT_CEO_INV Bool Uf f TODO	BOT_1_OUTCLR_SEL	Num		0	TODO
BOT_CEO_SEL			• 0-1		
BOT_CEO_SEL					
BOT_CEO_SEL	POT CEO INV	Pool.	+/f	f	TODO
BOT_CEI_INV Bool Vf f TODO			V1	1	
BOT_CEI_INV Bool Uf f TODO	BO1_CEU_SEL	Num	0.4	U	1000
BOT_CEI_SEL			• 0-1		
BOT_CEI_SEL					
BOT_CLK_INV	BOT_CE1_INV	Bool	t/f	f	TODO
BOT_CLK_INV	BOT CE1 SEL	Num		0	TODO
BOT_CLK_INV			• 0-1		
BOT_CLK_SEL					
BOT_CLK_SEL	DOT CLIV INIV	D 1	4.10	C	TODO
BOT_CLR_INV Bool Uf f TODO			t/I		
BOT_CLR_INV Bool Uf	BOT_CLK_SEL	Num		0	TODO
Num			• 0-1		
Num					
Num	BOT CLR INV	Rool	t/f	f	TODO
BOT_CORECLK_SEL			U1		I
BOT_CORECLK_SEL Num	BOI_CLR_SEL	Num	0.4	U	1000
BOT_INCLK_SEL			• 0-1		
BOT_INCLK_SEL					
BOT_INCLK_SEL	BOT_CORECLK_SEL	Num		0	TODO
BOT_INCLK_SEL			• 0-2		
BOT_OUTCLK_SEL					
BOT_OUTCLK_SEL	DOT INCLY SEL	Num		0	TODO
BOT_OUTCLK_SEL	BOI_INCLK_SEL	Num	0.2	U	1000
BOT_R_INV Bool Uf f TODO			• 0-2		
BOT_R_INV Bool Uf f TODO					
BOT_R_INV Bool t/f f TODO	BOT_OUTCLK_\$EL	Num		0	TODO
BOT_R_INV Bool t/f f TODO			• 0-1		
BOT_R_SEL					
BOT_R_SEL	ROT P INV	Rool	t/f	f	TODO
BOT_W_INV			U1		
BOT_W_INV Bool t/f f TODO BOT_W_SEL Num 0 TODO B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-6 6 TODO B_FAST_READ Bool t/f f TODO	BUI_R_SEL	Num		U	1000
BOT_W_SEL Num • 0-2 0 TODO B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 20 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			• 0-2		
BOT_W_SEL Num • 0-2 0 TODO B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 20 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	BOT_W_INV	Bool	t/f	f	TODO
B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	BOT W SEL	Num		0	TODO
B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			• 0-2		
B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			- 0-2		
B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	D ADDOLD EX	D 1			TODO
B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			t/f		
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	B_DATA_WIDTH	Num		1	TODO
B_DMY_DELAY Ram 0-3 1 TODO			• 1-2		
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			• 40		
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	B DMY DELAY	Ram	0-3	1	TODO
B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_FAST_READ Bool t/f f TODO					
continues on poyt page	B_FAST_READ	Bool	t/t		

Table 3 – continued from previous page

			from previous pa	<u> </u>	· .
Name Ins	stance T	ype	Values	Default	Documenta-
					tion
B_FAST_WRITE	N	lux		off	TODO
			 off 		
			fast		
			slow		
B_OUTCLR_EN	N.	lux		off	TODO
D_0010ER_ER	1		• off		1020
			• reg		
			• lat		
			- lat		
B_OUTEN_DELAY	R	am	0-7	1	TODO
B_OUTEN_PUL\$E		am	0-3	3	TODO
B_OUTPUT_SEL		lux	0.5	async	TODO
D_OOTI OT_SELL	14	lux	• async	async	1000
			•		
			• reg		
B_SAEN_DELAY	P	am	0-7	0	TODO
B_SA_WREN_DELA		am	0-7	0	TODO
			0-3	1	TODO
B_WL_DELAY		am			
B_WR_TIMER_PULS		am	00-1f	06	TODO
DIS-	B	ool	t/f	t	TODO
ABLE_UNUSED					
ITG_LFSR		ool	t/f	f	TODO
PACK_MODE	В	ool	t/f	f	TODO
PR_EN	В	ool	t/f	f	TODO
TDF_ATPG	В	ool	t/f	f	TODO
TEST_MODE_OFF	В	ool	t/f	t	TODO
TOP_ADDCLR_\$EL		lum		0	TODO
101_11220211_022			• 0-1		1020
			0 1		
TOP_CE0_INV	В	ool	t/f	f	TODO
TOP_CE0_SEL		lum		0	TODO
TOT_CEO_SEE	1	dili	• 0-1		TODO
			0 1		
TOP_CE1_INV	В	ool	t/f	f	TODO
TOP_CE1_SEL		lum		0	TODO
101_021_022			• 0-1		1020
			0 1		
TOP_CLK_INV	R	ool	t/f	f	TODO
TOP_CLK_SEL		lum	WI	0	TODO
TOT_CLK_SEL	1	uiii	• 0-1		1000
			- 0-1		
TOP_CLR_INV	R	ool	t/f	f	TODO
TOP_CLR_SEL		lum	w ±	0	TODO
TOI_CLK_SEL	1	uiii	• 0-1		1000
			- U-1		
TOD CODECLY CE		r			TODO
TOP_CORECLK_SEI	_ N	lum	0.5	0	TODO
			• 0-2		
				continu	

Table 3 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
TOP_INCLK_SE	EL	Num	• 0-2	0	TODO
TOP_OUTCLK_	SEL	Num	• 0-1	0	TODO
TOP_OUTCLR_	SEL.	Num	• 0-1	0	TODO
TOP_R_INV		Bool	t/f	f	TODO
TOP_R_SEL		Num	• 0-2	0	TODO
TOP_W_INV		Bool	t/f	f	TODO
TOP_W_SEL		Num	• 0-2	0	TODO
TRUE_DUAL_P	ORT .	Bool	t/f	f	TODO
RAM	0-255	Ram	40 bits	0	TODO

Port Name	In-	Port	Route r	node	In-	Documentation
	stance	bits	type		verter	
ACLR		0-1	GOUT		i	Asynchronous clear
ADDRA		0-11	GOUT		i	Address for port A
ADDRB		0-11	GOUT		i	Address for port B
ADDRSTALLA			GOUT		i	Lock address on port A
ADDRSTALLB			GOUT		i	Lock address on port B
BYTEEN-		0-1	GOUT		i	Write enables for the two halves of port
ABLEA						A
BYTEEN-		0-1	GOUT		i	Write enables for the two halves of port
ABLEB						В
CLKIN		6-7	GOUT		i	Clock inputs, only 0-1 and 6-7 used
CLKIN		0-5	TCLK		i	Clock inputs, only 0-1 and 6-7 used
DATAAIN		0-19	GOUT		i	Input data for port A
DATAAOUT		0-19	GIN		i	Output data for port A
DATABIN		0-19	GOUT		i	Input data for port B
DATABOUT		0-19	GIN		i	Output data for port A
ENABLE		0-3	GOUT		i	Clock enables
RDEN		0-1	GOUT		i	Read enables
WREN		0-1	GOUT		i	Write enables

2.3 Clock muxes

2.3.1 Generalities

The clock muxes blocks are peripheral blocks which drive a series of clock networks which span either half or the whole surface of the die. Half-sized networks are called regional, full-sized global.

They are all comprised of a big mux called INPUT_SEL selecting between multiple possible sources, and an enable circuit allowing to bake an enable signal into the clock. Global network-driving instances also include a burst controller and a dynamic clock switcher.

Clock sources can be clock pins (clkpin inputs for positive or differential, nclkpin inputs for negative), signals from the routing network (clkin inputs), pll outputs either from pll blocks or the hps (pllin inputs) or clocks from the serial transmitters (hssi, iclk inputs). For each following cmux block subtype description we provide a muxing matrix, either pointing directly to the inputs or to premuxes choosing between multiple ones (_sel variants). The DEFAULT.0 entries are the default values when a clock is not used and ties the line to ground. The OFF.1 entries tie the line to 1 somehow. All the undocumented entries should give a constant 0, but avoid using them just in case. The SWITCH entries are connected to the dynamic clock selection mux.




Fig. 4: Enable sub-circuit

The enable sub-circuit allows to key on one or two registers to allow to handle enables being on a different clock domain than the controlled block.




Fig. 5: Burst sub-circuit

The burst sub-circuit allows to keep the enable active for a fixed number of clocks of an enable rising edge then drop it again. The number of clocks can be static or dynamic.

The switch sub-circuit and the pll feedbacks still need to be documented.

2.3.2 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each.

cmuxhg	0	1	2	3
00	CLKPIN_SEL_0.0	CLKPIN_SEL_0.1	CLKPIN_SEL_0.2	CLKPIN_SEL_0.3
01	CLKPIN_SEL_1.0	CLKPIN_SEL_1.1	CLKPIN_SEL_1.2	CLKPIN_SEL_1.3
02	CLKPIN_SEL_2.0	CLKPIN_SEL_2.1	CLKPIN_SEL_2.2	CLKPIN_SEL_2.3
03	CLKPIN_SEL_3.0	CLKPIN_SEL_3.1	CLKPIN_SEL_3.2	CLKPIN_SEL_3.3

Table 4 – continued from previous page

cmuxhg	0	1	2	3
04	NCLKPIN_SEL_0.0	NCLKPIN_SEL_0.1	NCLKPIN_SEL_0.2	NCLKPIN_SEL_0.3
05	NCLKPIN_SEL_1.0	NCLKPIN_SEL_1.1	NCLKPIN_SEL_1.2	NCLKPIN_SEL_1.3
06	NCLKPIN_SEL_2.0	NCLKPIN_SEL_2.1	NCLKPIN_SEL_2.2	NCLKPIN_SEL_2.3
07	NCLKPIN_SEL_3.0	NCLKPIN_SEL_3.1	NCLKPIN_SEL_3.2	NCLKPIN_SEL_3.3
08	PLLIN.0	PLLIN.0	PLLIN.0	PLLIN.0
09	PLLIN.1	PLLIN.1	PLLIN.1	PLLIN.1
0a	PLLIN.2	PLLIN.2	PLLIN.2	PLLIN.2
0b	PLLIN.3	PLLIN.3	PLLIN.3	PLLIN.3
0c	PLLIN.4	PLLIN.4	PLLIN.4	PLLIN.4
0d	PLLIN.5	PLLIN.5	PLLIN.5	PLLIN.5
0e	PLLIN.6	PLLIN.6	PLLIN.6	PLLIN.6
Of	PLLIN.7	PLLIN.7	PLLIN.7	PLLIN.7
10	PLLIN.8	PLLIN.8	PLLIN.8	PLLIN.8
11	PLLIN.9	PLLIN.9	PLLIN.9	PLLIN.9
12	PLLIN.10	PLLIN.10	PLLIN.10	PLLIN.10
13	PLLIN.11	PLLIN.11	PLLIN.11	PLLIN.11
14	PLLIN.12	PLLIN.12	PLLIN.12	PLLIN.12
15	PLLIN.13	PLLIN.13	PLLIN.13	PLLIN.13
16	PLLIN.14	PLLIN.14	PLLIN.14	PLLIN.14
17	PLLIN.15	PLLIN.15	PLLIN.15	PLLIN.15
18	PLL_SEL_0.0	PLL_SEL_0.1	PLL_SEL_0.2	PLL_SEL_0.3
19	PLL_SEL_1.0	PLL_SEL_1.1	PLL_SEL_1.2	PLL_SEL_1.3
1b	CLKIN.0	CLKIN.0	CLKIN.2	CLKIN.2
1c	ICLK_SEL.0	ICLK_SEL.0	ICLK_SEL.0	ICLK_SEL.0
1d	ICLK_SEL.1	ICLK_SEL.1	ICLK_SEL.1	ICLK_SEL.1
1e	ICLK_SEL.2	ICLK_SEL.2	ICLK_SEL.2	ICLK_SEL.2
1f	ICLK_SEL.3	ICLK_SEL.3	ICLK_SEL.3	ICLK_SEL.3
20	SWITCH.0	SWITCH.1	SWITCH.2	SWITCH.3
21	CLKIN.1	CLKIN.1	CLKIN.3	CLKIN.3
22	OFF.1	OFF.1	OFF.1	OFF.1
23	DEFAULT.0	DEFAULT.0	DEFAULT.0	DEFAULT.0

Name	Instance	Туре	Values	Default	Documenta-
					tion
BURST_COUNT	0-3	Ram	0-7	0	Optional fixed
					burst count
BURST_COUNT	_OTRL	Mux		static	Selection of the
			• static		burst count be-
			• core_ctrl		tween fixed and
					coming from the
					routing network
BURST_EN	0-3	Bool	t/f	f	Burst system en-
					able
CLKPIN_SEL_0	0-3	Num		0	Selects between
			• 0-1		CLKPIN inputs
CLKPIN_SEL_1	0-3	Num		2	Selects between
			• 2-3		CLKPIN inputs

Table 5 – continued from previous page

		ible 5 – continued		0	
Name	Instance	Туре	Values	Default	Documenta- tion
CLKPIN_SEL_2	0-3	Num	• 4-5	4	Selects between CLKPIN inputs
CLKPIN_SEL_3	0-3	Num	• 6-7	6	Selects between CLKPIN inputs
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK SELECT B		Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D		Ram	0-3	0	TODO
EN- ABLE_REGISTE	0-3	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN	0.2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		4	XX 1 C 1
EN- ABLE_REGISTE	0-3 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
INPUT_SEL	0-3	Ram	00-3f	23	Clock mux main input selector
NCLKPIN_SEL_0	0 0-3	Num	• 0-1	0	Selects between NCLKPIN inputs
NCLKPIN_SEL_	1 0-3	Num	• 2-3	2	Selects between NCLKPIN inputs
NCLKPIN_SEL_	2 0-3	Num	• 4-5	4	Selects between NCLKPIN inputs
NCLKPIN_SEL_:	3 0-3	Num	• 6-7	6	Selects between NCLKPIN inputs
PLL_SEL_0	0-3	Num	• 16 • 19	16	Selects between PLLIN inputs
PLL_SEL_1	0-3	Num	• 17 • 20	17	Selects between PLLIN inputs
PLL_SEL_2	0-3	Num	• 18 • 21	18	Selects between PLLIN inputs (unused in practice, inputs not connected)

Table 5 – continued from previous page

Nomo			Yoluga	<u> </u>	Dooumanta
Name	Instance	Туре	Values	Default	Documenta-
TTT CIT					tion
TEST-	0-3	Mux		core_en	TODO
SYN_ENOUT_SE	ELECT		• core_en		
			•		
			pre_synenb		
DY-		Bool	t/f	f	TODO
NAMIC_CLK_SE	LECT				
FEED-		Mux		in0_vcc	TODO
BACK_DRIVER_	SELECT_0		• in0_vcc		
			• in1		
			• in2_vcc		
			• in3_vcc		
			• in4_vcc		
			• in5		
			• in6		
			• in7		
			,		
FEED-		Mux		in0_vcc	TODO
BACK_DRIVER_	SELECT 1	ITIUA	• in0_vcc	1110_100	1000
DACK_DRIVER_	SELECT_1		• in1		
			• in2_vcc		
			• in3_vcc		
			• in4_vcc		
			• in5		
			• in6		
			• in7		
OR-		Dam	0.1	0	TODO
	DDACK OUT OF	Ram	0-1	0	TODO
	DBACK_OUT_SE		0.1	0	TODO
OR-	DD A CIV. OLUT. CET	Ram	0-1	0	TODO
	DBACK_OUT_SE				mon o
PLL_FEEDBACK	L_ENABLE_0	Mux		vcc	TODO
			• vcc		
			• pll_mcnt0		
PLL_FEEDBACK	_ENABLE_1	Mux		vcc	TODO
			• vcc		
			• pll_mcnt0		
PLL_FEEDBACK	_OUT_SELECT_0	Ram	0-1	0	TODO
PLL_FEEDBACK	_OUT_SELECT_1	Ram	0-1	0	TODO
ICLK_SEL	0-3	Ram	00-1f	1f	Selects between
_					ICLK inputs

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BURSTCNT		0-2	GOUT	p	Burst block counter value
CLKFBOUT		0-1	GCLKFB	?	TODO
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-3		GCLK	?	Clock mux clock grid driver
ENABLE	0-3		GOUT	p	Clock enable
SWITCHCLK	0-3		GIN	i	Dynamically selected clock output
SWITCHIN	0-3	0-1	GOUT	p	Dynamic clock selection input
SYN_EN	0-3		GIN	i	TODO

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKF-		2-3	>	FPLL:FBCLK_IN_L0	TODO
BOUT					
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock
					mux
ICLK		22-25	<	HSSI:PMA_IQTXRXCLK_PLI	
ICLK		0-3	<	HSSI:PMA_REF_IQCLK_OUT	TODO
ICLK		11-14	<	HSSI:PMA_RX_IQCLK_OUT	TODO
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock
					mux
PLLIN		0-17, 19-	<	FPLL:PLLCOUT	TODO
		20			
PLLIN		0-3	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux
PLLMIN		0-1	<	FPLL:PLLMOUT0	TODO

2.3.3 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

cmuxvg	0	1	2	3
00	CLKPIN.1	CLKPIN.1	CLKPIN.1	CLKPIN.1
01	CLKPIN.3	CLKPIN.3	CLKPIN.3	CLKPIN.3
02	CLKPIN.0	CLKPIN.0	CLKPIN.0	CLKPIN.0
03	CLKPIN.2	CLKPIN.2	CLKPIN.2	CLKPIN.2
04	NCLKPIN.1	NCLKPIN.1	NCLKPIN.1	NCLKPIN.1
05	NCLKPIN.3	NCLKPIN.3	NCLKPIN.3	NCLKPIN.3
06	NCLKPIN.0	NCLKPIN.0	NCLKPIN.0	NCLKPIN.0
07	NCLKPIN.2	NCLKPIN.2	NCLKPIN.2	NCLKPIN.2
08	PLLIN.0	PLLIN.0	PLLIN.0	PLLIN.0
09	PLLIN.1	PLLIN.1	PLLIN.1	PLLIN.1
0a	PLLIN.2	PLLIN.2	PLLIN.2	PLLIN.2
0b	PLLIN.3	PLLIN.3	PLLIN.3	PLLIN.3
0c	PLLIN.4	PLLIN.4	PLLIN.4	PLLIN.4
0d	PLLIN.5	PLLIN.5	PLLIN.5	PLLIN.5
0e	PLLIN.6	PLLIN.6	PLLIN.6	PLLIN.6
0f	PLLIN.7	PLLIN.7	PLLIN.7	PLLIN.7
10	PLLIN.8	PLLIN.8	PLLIN.8	PLLIN.8
11	PLLIN.9	PLLIN.9	PLLIN.9	PLLIN.9
12	PLLIN.10	PLLIN.10	PLLIN.10	PLLIN.10
13	PLLIN.11	PLLIN.11	PLLIN.11	PLLIN.11
14	PLLIN.12	PLLIN.12	PLLIN.12	PLLIN.12
15	PLLIN.13	PLLIN.13	PLLIN.13	PLLIN.13
16	PLLIN.14	PLLIN.14	PLLIN.14	PLLIN.14
17	OFF.0	PLLIN.15	PLLIN.15	PLLIN.15
18	CLKIN.0	CLKIN.1	CLKIN.2	CLKIN.3
19	SWITCH.0	SWITCH.1	SWITCH.2	SWITCH.3
1b	DEFAULT.0	DEFAULT.0	DEFAULT.0	DEFAULT.0

Name	Instance	Туре	Values	Default	Documenta- tion
BURST_COUNT	0-3	Ram	0-7	0	Optional fixed burst count
BURST_COUNT	_OTRL	Mux	static core_ctrl	static	Selection of the burst count be- tween fixed and coming from the routing network
BURST_EN	0-3	Bool	t/f	f	Burst system en- able
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_E	0-3	Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
EN- ABLE_REGISTE	0-3	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE	0-3 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
INPUT_SEL	0-3	Ram	00-1f	1b	Clock mux main input selector
TEST- SYN_ENOUT_SI	0-3 ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DY- NAMIC_CLK_SI	LECT	Bool	t/f	f	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACk	_ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_3	Mux	• vcc • pll_ment0	vec	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BURSTCNT		0-2	GOUT	p	TODO
CLKFBOUT		0-2	GCLKFB	?	TODO
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-3		GCLK	?	Clock mux clock grid driver
ENABLE	0-3		GOUT	p	Clock enable
SWITCHCLK	0-3		GIN	i	TODO
SWITCHIN	0-3	0-1	GOUT	p	Dynamic clock selection input
SYN_EN	0-3		GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-11	<	FPLL:PLLCOUT	TODO
PLLIN		4-7	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux
PLLMIN		0, 2-3	<	FPLL:PLLMOUT0	TODO

2.3.4 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

cmuxcr	0	1	2	3	4	5
00	PLLIN.0	PLLIN.1	PLLIN.8	PLLIN.9	PLLIN.16	PLLIN.17
01	PLLIN.2	PLLIN.3	PLLIN.10	PLLIN.11	PLLIN.10	PLLIN.1
02	PLLIN.4	PLLIN.5	PLLIN.12	PLLIN.13	PLLIN.12	PLLIN.3
03	PLLIN.6	PLLIN.7	PLLIN.14	PLLIN.15	PLLIN.14	PLLIN.5
04	ICLK_SEL.0	ICLK_SEL.0	ICLK_SEL.0	ICLK_SEL.0	ICLK_SEL.0	ICLK_SEL.0
05	ICLK_SEL.1	ICLK_SEL.1	ICLK_SEL.1	ICLK_SEL.1	ICLK_SEL.1	ICLK_SEL.1
06	ICLK_SEL.2	ICLK_SEL.2	ICLK_SEL.2	ICLK_SEL.2	ICLK_SEL.2	ICLK_SEL.2
07	ICLK_SEL.3	ICLK_SEL.3	ICLK_SEL.3	ICLK_SEL.3	ICLK_SEL.3	ICLK_SEL.3
08	CLKPIN_SEL.0	CLKPIN_SEL.0	CLKPIN_SEL.0	CLKPIN_SEL.0	CLKPIN_SEL.0	CLKPIN_SEL.0
09	CLKPIN_SEL.1	CLKPIN_SEL.1	CLKPIN_SEL.1	CLKPIN_SEL.1	CLKPIN_SEL.1	CLKPIN_SEL.1
0a	NCLKPIN_SEL	.0NCLKPIN_SEL	.0NCLKPIN_SEL	.0NCLKPIN_SEL	.0NCLKPIN_SEL	.0NCLKPIN_SEL.0
0b	NCLKPIN_SEL	. INCLKPIN_SEL	.1NCLKPIN_SEL	.1NCLKPIN_SEL	. INCLKPIN_SEL	.INCLKPIN_SEL.1
0c	CLKIN.0	CLKIN.2	CLKIN.0	CLKIN.2	CLKIN.0	CLKIN.2
0d	CLKIN.1	CLKIN.3	CLKIN.1	CLKIN.3	CLKIN.1	CLKIN.3
Of	DEFAULT.0	DEFAULT.0	DEFAULT.0	DEFAULT.0	DEFAULT.0	DEFAULT.0

Name	Instance	Туре	Values	Default	Documenta- tion
CLKPIN_SEL_0	0-5	Num	• 0 • 2	0	Selects between CLKPIN inputs
CLKPIN_SEL_1	0-5	Num	• 1	1	Selects between CLKPIN inputs
EN- ABLE_REGISTE	0-5 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE	0-5 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
INPUT_SEL	0-5	Ram	0-f	f	Clock mux main input selector
NCLKPIN_SEL_	0 0-5	Num	• 0 • 2	0	Selects between NCLKPIN in- puts
NCLKPIN_SEL_	1 0-5	Num	• 1	1	Selects between NCLKPIN in- puts
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vec • pll_ment0	vcc	TODO
ICLK_SEL	0-3	Ram	00-1f	1f	Selects between ICLK inputs

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-5		RCLK	?	Clock mux clock grid driver
ENABLE	0-5		GOUT	p	Clock enable

Port	In-	Port	Dir	Remote port	Documentation
Name	stance	bits			
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock
					mux
ICLK		22-25	<	HSSI:PMA_IQTXRXCLK_PLD	TODO
ICLK		0-3	<	HSSI:PMA_REF_IQCLK_OUT	TODO
ICLK		11-14	<	HSSI:PMA_RX_IQCLK_OUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock
					mux
PLLIN		0-17	<	FPLL:PLLCOUT	TODO
PLLMIN		0-1	<	FPLL:PLLMOUT0	TODO

2.3.5 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

cmux	kh0r	1	2	3	4	5	6	7	8	9	10	11	
00	PLLIN.	6PLLIN.	1 P LLIN.	6PLLIN.	1 P LLIN.	6PLLIN.	1 P LLIN	6PLLIN.	1 P LLIN.	6PLLIN.	1 P LLIN.	PLLIN.	13
01	PLLIN.	4PLLIN.	1 PLLIN.	4PLLIN.	1 PLLIN.	4 PLLIN.	1 PLLIN.	4PLLIN.	1 PLLIN.	4PLLIN.	1 PLLIN.	PLLIN.	11
02	PLLIN.	2PLLIN.	9PLLIN.	2PLLIN.	9PLLIN.	2 PLLIN.	9PLLIN.	2PLLIN.	9 PLLIN.	2PLLIN.	9PLLIN.2	PLLIN.	9
03	PLLIN.	OPLLIN.	7 PLLIN.	OPLLIN.	7 PLLIN.	OPLLIN.	7 PLLIN.	OPLLIN.	7 PLLIN.	OPLLIN.	7 PLLIN.	PLLIN.	7
04	CLKIN	.0CLKIN	.2CLKIN	.0CLKIN	.2CLKIN	.0CLKIN	.2CLKIN	.0CLKIN	.2CLKIN	.0CLKIN	.2CLKIN	0CLKIN	2
05	CLKIN	.1CLKIN	.3CLKIN	.1CLKIN	.3CLKIN	.1CLKIN	.3CLKIN	.1CLKIN	.3CLKIN	.1CLKIN	.3CLKIN.	1CLKIN	.3
06	CLKPI	N CRIH TBO	N CZIH ZPI	N <u>CSIHKP</u> I	N CSIHK P30	N <u>CSIHKIP</u> 4	N CRIH AP S	N GRIH TE/0	N <u>C</u> SIHKP.7	N <u>C</u> SIHKP.80	V CZIHX P9N	V_CSIEIKPIO	N_SEL.11
07	NCLK	INGIRI	ONCAR I	SINGRENI	ZIN <u>C</u> SIBU	SINCSIBLI	4N <u>C</u> SIKU	ZNCZIKI	SQN CZIHYI	ZIN <u>C</u> SIKL	SANCAHAD	DINI <u>C</u> SIEIK F	100_SEL.11
08	ICLK_S	SHCIOK_S	SHCIOK_S	SHCIOK_S	SHCIOK_S	SHCIOK_S	SHCIOK_	SHCUK_S	SHC14K_S	SHC4K_S	SHC14K_S	EICHK_S	SEL.4
09	_			_	_		_	_			SHC15K_S		
0a	ICLK_S	SHC12K_S	SHC12K_S	SHC12K_S	SHC12K_S	SHC12K_S	SHC12K_	SHC16K_S	SHC16K_S	SHC16K_S	SHC16K_S	EICEK_S	SEL.6
0b	ICLK_S	SHCBK_S	SHCBK_S	SHCBK_S	SHCBK_S	SHCI3K_S	SHCBK_	SHCIZK_S	SHCI7K_S	SHCIZK_S	SHCI7K_S	EICZK_S	SEL.7
0c	PLLIN.	1 P LLIN.	5 PLLIN.	1 P LLIN.	5 PLLIN.	1 P LLIN.	5 PLLIN.	1 P LLIN.	5 PLLIN.	1 P LLIN.	5 PLLIN. I	2PLLIN.	5
0d	PLLIN.	1 P LLIN.	3 PLLIN.	1 P LLIN.	3 PLLIN.	1 P LLIN.	3 PLLIN.	1 0 PLLIN.	3 PLLIN.	1 P LLIN.	3 PLLIN. I	OPLLIN.	3
0e	PLLIN.	8 PLLIN.	1 PLLIN.	8 PLLIN.	1 PLLIN.	8 PLLIN.	1 PLLIN.	8 PLLIN.	1 PLLIN.	8 PLLIN.	1 PLLIN.	PLLIN.	1
Of	PLLIN.	1 P LLIN.	2 0 PLLIN.	1 P LLIN.	2 0 LLIN.	1 P LLIN.	2 0 LLIN.	1 P LLIN.	17PLLIN.	1 6 PLLIN.	17PLLIN.1	PLLIN .	17
10	PLLIN.	2 0 LLIN.	2PLLIN.	2 P LLIN.	2 P LLIN.	2₽LLIN.	2 F LLIN.	2 0 LLIN.	2PLLIN.	2 P LLIN.	21PLLIN.2	24PLLIN.	25
11	PLLIN.	1 P LLIN.	1 P LLIN.	1 6 LLIN.	1 P LLIN.	1 8 LLIN.	1 P LLIN.	1 P LLIN.	1 P LLIN.	1 6 LLIN.	17PLLIN.	&PLLIN.	19
13	DE-	DE-	DE-	DE-	DE-	DE-	DE-	DE-	DE-	DE-	DE-	DE-	
	FAULT	0FAULT	0FAULT	0FAULT	0FAULT	0FAULT	0FAULT	0FAULT	0FAULT	0FAULT	.0FAULT.0	FAULT.	.0

Name	Instance	Туре	Values	Default	Documenta- tion
CLKPIN_SEL	0-11	Mux	• pina • pinb	pina	Selects between CLKPIN inputs
EN- ABLE_REGISTER	0-11 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc		Enable line buffering mode
EN- ABLE_REGISTER	0-11 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
INPUT_SEL	0-11	Ram	00-1f	13	Clock mux main input selector
NCLKPIN_SEL	0-11	Mux	• npina • npinb	npina	Selects between NCLKPIN inputs
FEED- BACK_DRIVER_S	SELECT_0	Mux	 vcc or- phan_pll_m or- phan_pll_m or- phan_pll_m 	ento1	TODO
FEED- BACK_DRIVER_S	SELECT_1	Mux	 vcc or- phan_pll_m or- phan_pll_m or- phan_pll_m 	ento1	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
ICLK_SEL	0-7	Ram	00-1f	1f	Selects between ICLK inputs

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKFBIN		0-3	DCMUX	p	TODO
CLKFBOUT		0-1	RCLKFB	?	TODO
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-11		RCLK	?	Clock mux clock grid driver
ENABLE	0-11		GOUT	p	Clock enable

Port	In-	Port bits	Dir	Remote port	Documentation
Name	stance			·	
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock
					mux
ICLK		22-25	<	HSSI:PMA_IQTXRXCLK_PLD	TODO
ICLK		0-3	<	HSSI:PMA_REF_IQCLK_OUT	TODO
ICLK		11-14	<	HSSI:PMA_RX_IQCLK_OUT	TODO
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock
					mux
PLLIN		0-25	<	FPLL:PLLCOUT	TODO
PLLIN		0-6, 20-	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux
		21			

2.3.6 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

cmı	ux 0 ∕r	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
00	PLL	INI6I	JIRI7L	118181	JIRI7L	JINIOL	IR LIL	JINI2I	JINI3L	JINI4L	JIRI5I	JINI6L	JIRI7L	ARINI.	J IRI ZI	LIRICI	JIRI LL	JINI2I	JIRI3L	JIRI4I	IN.5
01	PLI	IBIAI I	.1 1 8151	JIRIO	IRLI	JIRI2I	INI3L	INI4	JIRI5L	INI6	JIRI7L	JINISI	IRI5I	LINIOL	IRLI	INI2I	JIRI3L	JINI4I	JIRI5I	IIRI6I	IN.7
02	PLI	LINIOI	IRLI	JIRI2I	JIRI3I	JIRI4I	JIRI5I	IIRI6I	JIRI7L	JIRISI.	JIRIOI	JIRIOL	ЛИЯП	INI2I	JIRI3I	INI4	JIRI5I	INI6I	JIRI7L	.1 18 181	IN.0
04	CLI	KIOLO	KIØL2	CIOILO	KIOL2	CIONLO	KIOLA	CIOLO	CIOL2	CIOILO	CIOL2	CIOLO	KIOL2	CIOLO	KIOLA	KIOLO	KIOLA	CIOLO	KIOL2	CIOILO	KIN.2
05	CLI	KIØLI	KIØLÆ	KIØLI	KIØLÆ	KIOILI	CIOIL3	KIØLI	CIOIL3	KIOLI	CIOIL3	KIØLI	KIØL3	KIOLI	KIØLA	KIOLI	KIOIL3	KIØLI	KIØL3	KIØLI	KIN.3
06	CLI	KRINI	ARINI	3RTNI	ORTNI	2RINI	AKINI	3RTNF	ORTNI	2RTNI	AKINI	3RTNI	AKINI	3RTNF	ORTNI	2RINI	AKINI	3RTNI	ORTNI	2RINI	IPIN.3
07	NCI	_ KKETI	ARMAII	7 KSKG[]	NKØK[]	NK&K(I)	ARMAI	ARSKLI	A KOKETI	NKSKI I	7 KRIGI	NRSKI I	ARMAI	ARSKI I	7 KOKU	NKSKII	NKKEI	NRSKI I	ARSKI I	7KSK[]	NKPIN.3
08	PLL	LINLIE			ZIIRLIK	JIRI9L					BINCLE					51 1R 19L					IN.14
09	PLL		ZIRLIE	IIRI9L				ZIRLE	SINLIE				ZIRLIE	JINI9L	IRLI				SINLLE		IN.16
0a	PLL	JI RI 9L					SINLLE	IRLE			ZI RI SL	JIRI9L				ZIRLE	BIRLLE				IN.9
0b	DE-												DE-						DE-		
																JIHAQ					1
0c																					IN.22
0d																					IN.23
0e																					ZIN.29
0f	PLL	JIRI2K	JIRI28	SIIRI310	DIRI3D	JIRI2D	IIRI2E) I IR 1311	JIRI2K	118128	BLIRISIC)IIRI2K	1111218	SINI3K)IRI3E	LINI2D	ZIRI2E) I IRI 3[1	JIRI2K	JIRI28	IN.30

2.3. Clock muxes 33

Name	Instance	Туре	Values	Default	Documenta- tion
EN- ABLE_REGISTE	0-19 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE	0-19 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
INPUT_SEL	0-19	Ram	0-f	b	Clock mux main input selector
PLL_FEEDBACH	CENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACE	C_ENABLE_1	Mux	• vcc • pll_mcnt0	vec	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-19		RCLK	?	Clock mux clock grid driver
ENABLE	0-19		GOUT	p	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-24	<	FPLL:PLLCOUT	TODO
PLLIN		9-17	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.7 CMUXP

The CMUXP drive two PCLK each. They seem to be very different than the others and are not understood yet.

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKIN	0-1		DCMUX	i	Routing grid clock input
CLKOUT	0-1	0-1	PCLK	i	Clock mux clock grid driver

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKIN	0		<	HSSI:PMA_C_PCLK	TODO
CLKIN	0		<	HSSI:SMRT_PACK_PLD_8G_RX_CLK_OUT	TODO
CLKIN	0		<	HSSI:SMRT_PACK_PLD_8G_TX_CLK_OUT	TODO

2.4 Peripheral logic blocks

2.4.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

Name	Instance	Туре	Values	Default	Documenta- tion
IOCSR_STD	0-3	Mux	nvr_highnvr_lowvrdis		TODO
OUT-	0-3 CLE_DELAY_FAL	Bool	t/f	f	TODO
OUT-	0-3 CLE_DELAY_PS	Num	• 0 • 50 • 100 • 150	0	TODO
OUT-	0-3 CLE_DELAY_RIS	Bool	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW_RATE_S	I_(0)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Bool	t/f	f	TODO
TERMINA- TION_CONTRO	0-3	Mux	• regio • rupdn	regio	TODO
TERMINA- TION_CONTRO	0-3	Bool	t/f	f	TODO
TERMINA- TION_MODE	0-3	Mux	 pds rs_static rt_pds_dyn rt_rs_dynan rt_static 		TODO
USE_BUS_HOL	D 0-3	Bool	t/f	f	TODO
USE_OPEN_DR	AION3	Bool	t/f	f	TODO
USE_PCI_DIOD		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f		TODO
DRIVE_STRENG	3T0H3	Mux	• off • prog_gnd • prog_pwr • lvds_1r • lvds_3r • v3p0_pci_p • v3p0_lvttl_ • v3p0_lvttl_ • v3p0_lvttl_	4ma 8ma	TODO
36			v3p3_lvttl_	4ma	rnals description
			v3n0_lycm	os 4ma	

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ACLR	0-3		GOUT	p	TODO
BSLIPMAX	0-3		GIN	i	TODO
CEIN	0-3		GOUT	p	TODO
CEOUT	0-3		GOUT	p	TODO
CLKIN	0-3	0-1	DCMUX	p	TODO
CLKOUT	0-3	0-1	DCMUX	p	TODO
DATAIN	0-3	0-4	GIN	i	TODO
DATAOUT	0-3	0-3	GOUT	p	TODO
OEIN	0-3	0-1	GOUT	p	TODO
SCLR	0-3		GOUT	p	TODO

COMBOUT2> FPLL:DB_IN0TODOCOMBOUT1> HSSI:DATAINTODOCOMBOUT1, 3> HSSI:REFCLKINTODO	Port Name	Instance	Port bits	Dir	Remote port	Documentation
ACLR 0-2				<		
ACLR 2				<		
ACLR 2-3	ACLR	0-2		<	HMC:PHYDDIOBAACLR	TODO
ACLR 0-1	ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR 2-3	ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR 3	ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR 2	ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR 2	ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
BUFFER_IN 1, 3	ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
BUFFER_IN 0				<		
BUFFER_IN 1	BUFFER_IN	1, 3		<	CTRL:SPIDATAOUT	TODO
BUFFER_OUT 1, 3 > CTRL:SPIDATAIN TODO COMBOUT 0 > CMUXCR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXCR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXHG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHG:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXHR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Raising-edge or differential clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to clock mux COMBOUT 1 > HSSI:DATAIN TODO COMBOUT 1 > HSSI:DATAIN TODO	BUFFER_IN	0		<	CTRL:SPIDCLK	TODO
COMBOUT 0 > CMUXCR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXCR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXHG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHG:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > CMUXHR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > CMUXVR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to cOMBOUT COMBOUT 1 > FPLL:DB_INO TODO COMBOUT 1 > HSSI:DATAIN TODO	BUFFER_IN			<	CTRL:SPISCE	TODO
COMBOUT 1 > CMUXCR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXHG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXHR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > CMUXVR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to cOMBOUT COMBOUT 1 > HSSI:DATAIN TODO COMBOUT 1 > HSSI:REFCLKIN TODO	BUFFER_OUT	1, 3		>	CTRL:SPIDATAIN	TODO
COMBOUT 0 > CMUXHG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXHR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > CMUXVG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Raising-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to clock mux COMBOUT 1 > HSSI:DATAIN TODO COMBOUT 1 > HSSI:REFCLKIN TODO	COMBOUT	0		>		Raising-edge clock pin to clock mux
COMBOUT1> CMUXHG:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> CMUXHR:CLKPINRaising-edge clock pin to clock muxCOMBOUT1> CMUXHR:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> CMUXVG:CLKPINRaising-edge clock pin to clock muxCOMBOUT1> CMUXVG:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> CMUXVR:CLKPINRaising-edge clock pin to clock muxCOMBOUT1> CMUXVR:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> FPLL:CLKINRaising-edge or differential clock pin toCOMBOUT2> FPLL:DB_INOTODOCOMBOUT1> HSSI:DATAINTODOCOMBOUT1, 3> HSSI:REFCLKINTODO	COMBOUT	1		>	CMUXCR:NCLKPIN	
COMBOUT 0 > CMUXHR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXHR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to clock mux COMBOUT 2 > FPLL:DB_INO TODO COMBOUT 1 > HSSI:DATAIN TODO COMBOUT 1, 3 > HSSI:REFCLKIN TODO	COMBOUT	0		>	CMUXHG:CLKPIN	
COMBOUT1> CMUXHR:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> CMUXVG:CLKPINRaising-edge clock pin to clock muxCOMBOUT1> CMUXVG:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> CMUXVR:CLKPINRaising-edge clock pin to clock muxCOMBOUT1> CMUXVR:NCLKPINFalling-edge clock pin to clock muxCOMBOUT0> FPLL:CLKINRaising-edge or differential clock pin to clock pin to clock muxCOMBOUT2> FPLL:DB_INOTODOCOMBOUT1> HSSI:DATAINTODOCOMBOUT1, 3> HSSI:REFCLKINTODO	COMBOUT	1		>	CMUXHG:NCLKPIN	
COMBOUT 0 > CMUXVG:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to grade pin to		0		>	CMUXHR:CLKPIN	
COMBOUT 1 > CMUXVG:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to COMBOUT 2 > FPLL:DB_INO TODO COMBOUT 1 > HSSI:DATAIN TODO COMBOUT 1, 3 > HSSI:REFCLKIN TODO	COMBOUT	1		>	CMUXHR:NCLKPIN	
COMBOUT 0 > CMUXVR:CLKPIN Raising-edge clock pin to clock mux COMBOUT 1 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to grade pin	COMBOUT	0		>	CMUXVG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT 1 > CMUXVR:NCLKPIN Falling-edge clock pin to clock mux COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to grade pi	COMBOUT	1		>	CMUXVG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT 0 > FPLL:CLKIN Raising-edge or differential clock pin to grade or differ	COMBOUT	0		>	CMUXVR:CLKPIN	
COMBOUT2> FPLL:DB_IN0TODOCOMBOUT1> HSSI:DATAINTODOCOMBOUT1, 3> HSSI:REFCLKINTODO	COMBOUT	1		>	CMUXVR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT1>HSSI:DATAINTODOCOMBOUT1, 3>HSSI:REFCLKINTODO	COMBOUT	0		>	FPLL:CLKIN	Raising-edge or differential clock pin to pll
COMBOUT 1, 3 > HSSI:REFCLKIN TODO	COMBOUT	2		>		
	COMBOUT	1		>	HSSI:DATAIN	TODO
COMPOLIT 2.2 S TEDM-DZOIN TODO	COMBOUT			>	HSSI:REFCLKIN	TODO
	COMBOUT	2-3		>	TERM:RZQIN	TODO
DATAIN 0-3 0-3 > HMC:DDIOPHYDQDIN TODO	DATAIN	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO
DATAOUT 0-3 0-3 < HMC:PHYDDIOADDRDOUT TODO	DATAOUT	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAOUT 0-2 0-3 < HMC:PHYDDIOBADOUT TODO	DATAOUT	0-2	0-3	<	HMC:PHYDDIOBADOUT	TODO
DATAOUT 2 0-3 < HMC:PHYDDIOCASNDOUT TODO	DATAOUT	2	0-3	<	HMC:PHYDDIOCASNDOUT	TODO
DATAOUT 0 0-3 < HMC:PHYDDIOCKDOUT TODO	DATAOUT	0	0-3	<	HMC:PHYDDIOCKDOUT	TODO
DATAOUT 2-3 0-3 < HMC:PHYDDIOCKEDOUT TODO	DATAOUT	2-3	0-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAOUT 1 0-3 < HMC:PHYDDIOCKNDOUT TODO	DATAOUT	1	0-3	<	HMC:PHYDDIOCKNDOUT	TODO

Table 6 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
DATAOUT	0-1	0-3	<	HMC:PHYDDIOCSNDOUT	TODO
DATAOUT	2	0-3	<	HMC:PHYDDIODMDOUT	TODO
DATAOUT	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAOUT	1	0-3	<	HMC:PHYDDIODQSBDOUT	TODO
DATAOUT	0	0-3	<	HMC:PHYDDIODQSDOUT	TODO
DATAOUT	2-3	0-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAOUT	3	0-3	<	HMC:PHYDDIORASNDOUT	TODO
DATAOUT	2	0-3	<	HMC:PHYDDIORESETNDOUT	TODO
DATAOUT	2	0-3	<	HMC:PHYDDIOWENDOUT	TODO
DATAOUT	1	0	<	HSSI:DATAOUT	TODO
OEIN	0-3	0-1	<	HMC:PHYDDIODQOE	TODO
OEIN	1	0-1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0	0-1	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	2-3		<	FPLL:EXTCLK	TODO

2.4.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

Name	Instance	Туре	Values	Default	Documenta-
					tion
ADDR_DQS_DE	LAY_CHAIN_LEN	CRTatth	0-3	0	TODO
DE-		Mux		dll1in	TODO
LAY_CHAIN_CO	NTROL_INPUT		• dll1in		
			• dll2in		
			• core_in		
			• sel_0		
DE-		Bool	t/f	f	TODO
	TCHES_BYPASS				
	OVRD_REG_EN	Bool	t/f	f	TODO
	OVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID	ГН	Num		8	TODO
			• 0		
			• 8		
			• 16		
			• 32		
`	HAIN_PWDOWN_		t/f	t	TODO
`	HAIN_PWDOWN_		t/f	f	TODO
~	HAIN_RB_ADDI_I		t/f	f	TODO
DQS_DELAY_CI		Ram	0-3	3	TODO
DQS_DELAY_CI	HAIN_TWO_DLY_	E B lool	t/f	t	TODO

Table 7 – continued from previous page

Name	Instance	ole / – continued	Values	Default	Documenta-
Ivaille	Instance	Type	values	Delault	tion
DQS_ENABLE_S	PEI	Mux		combi_pst	TODO
DQS_ENABLE_\	JEL	IVIUX		combi_pst	1000
			combi_pst		
			• pst		
			ht_pstpst_ena		
			pst_ena		
DOS PHASE TE	ANSFER_NEG_E	VRool	t/f	f	TODO
DQS_POSTAMB		Bool	t/f	f	TODO
DQS_POSTAMB		Mux	01	cff	TODO
DQS_I OSIMIND	EE_I\E3_SEE	With	• cff	CII	1000
			• ip_sc		
			IP_50		
DQS_PWR_SVG	EN	Bool	t/f	t	TODO
HR_CLK_PST_II		Bool	t/f	t	TODO
HR_CLK_PST_S		Mux		seq_hr_clk	TODO
			•	ı— —·	
			dqs_clkout		
			•		
			seq_hr_clk		
			<u> </u>		
PST_DQS_CLK_	INV_PHASE_INV	Bool	t/f	f	TODO
PST_DQS_CLK_	INV_PHASE_SEL	Mux		cff	TODO
			• cff		
			• ip_sc		
	Y_CHAIN_LENG		0-3	0	TODO
PST_USE_PHAS		Bool	t/f	f	TODO
RBT_BYPASS_V		Ram	0-1	0	TODO
RBT_NEJ_OCT_		Bool	t/f	f	TODO
RB_2X_CLK_DC	_	Bool	t/f	f	TODO
RB_2X_CLK_D(_	Bool	t/f		TODO
RB_2X_CLK_OC	_	Bool	t/f	f	TODO
RB_2X_CLK_OC	_	Bool	t/f	f	TODO
RB_ACLR_LFIF		Bool	t/f		TODO
RB_ACLR_PST_		Bool	t/f	f	TODO
RB_BYP_OCT_S	EL	Mux		bypass_val	TODO
			• combi		
			• reg		
			• reg_2x		
			• by-		
			pass_val		
RB_CLK_AC_EN	1	Bool	t/f	f	TODO
RB_CLK_AC_IN		Bool	t/f	t	TODO
RB_CLK_DQ_EN		Bool	t/f	f	TODO
RB_CLK_HR_EN		Bool	t/f	f	TODO
RB_CLK_OP_EN		Bool	t/f	f	TODO
TID_CER_OF_ER	Γ	2001			ies on nevt nage

Table 7 – continued from previous page

	able / - continue		•	D
Name Instance	Туре	Values	Default	Documenta- tion
RB_CLK_OP_SEL	Mux	• clk0 • delay_clk	clk0	TODO
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux	• clk_out_1 • seq_hr_clk	clk_out_1	TODO
RB_HR_BYPASS_CFF_EN	Bool	t/f	t	TODO
RB_HR_BYPASS_SEL_IPEN	Mux	• cff • ip_sc	cff	TODO
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_HR_CLK_OCT_SEL	Mux	• clk_out_1 • seq_hr_clk	clk_out_1	TODO
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f		TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux	• cff • ip_sc	cff	TODO
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux	• cff • ip_sc	cff	TODO
RB_T7_DQS_SEL_DQS_IPEN	Mux	• cff • ip_sc	cff	TODO
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
RB_T9_SEL_OCT	Γ_IPEN	Mux	• cff • ip_sc	cff	TODO
RB_VFIFO_EN		Bool	t/f	f	TODO
RDFT_ITG_XOR	_EN	Bool	t/f	f	TODO
RX- CLK_01_SEL		Ram	0-1	0	TODO
RX- CLK_45_SEL		Ram	0-1	0	TODO
RX- CLK_89_SEL		Ram	0-1	0	TODO
RX- CLK_CD_SEL		Ram	0-1	0	TODO
TX- CLK_23_SEL		Ram	0-1	0	TODO
TX- CLK_67_SEL		Ram	0-1	0	TODO
TX- CLK_AB_SEL		Ram	0-1	0	TODO
TX- CLK_EF_SEL		Ram	0-1	0	TODO
UP- DATE_ENABLE_	INPUT	Mux	• sel1 • sel2 • core • sel0	sel1	TODO
BITSLIP_CFG	0-15	Num	• 1-11	1	TODO
CE_OEREG_TIE		Bool	t/f	f	TODO
CE_OUTREG_TI	E OFF _EN	Bool	t/f	f	TODO
	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL	0-15	Mux	• clkout0 • dq_clk • dqs_clk • addr_clk	clkout0	TODO

Table 7 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
FIFO_MODE_SE	L0-15	Mux	fifo_hr_mo fifo_fr_mod bit- slip_mode des_bs_inp des_io_inpi ser_output	de ut	TODO
FIFO_RCLK_IPE	NO-15	Mux	• cff • ip_sc	cff	TODO
FIFO_RCLK_SE	L 0-15	Mux	• clkin1 • dqs_clk • seq_hr_clk • vcc	vcc	TODO
IN- PUT_PATH_CE_	0-15 IN	Bool	t/f	f	TODO
IN- PUT_REGO_SEL	0-15	Mux	sel_bypass sel_group_ sel_cdatam sel_cdatam	xin0	TODO
IN- PUT_REG1_SEL	0-15	Mux	sel_bypass sel_group_ sel_cdatam sel_cdatam	xin1	TODO

Table 7 – continued from previous page

Name a				•	Daniman
Name	Instance	Туре	Values	Default	Documenta-
					tion
IN-	0-15	Mux		sel_bypass	TODO
PUT_REG2_SEL			•	_ ••	
			sel_bypass		
			sei_by puss		
			1	C C - 2	
			sel_group_i	1162	
			•		
			sel_cdatam	xin2	
			•		
			sel_cdatam	xin7	
IN-	0-15	Mux		sel_bypass	TODO
PUT_REG3_SEL		IVIUX		sci_bypass	TODO
FUI_KEGS_SEL			1 1		
			sel_bypass		
			•		
			sel_group_i	fifo3	
			•		
			sel_cdatam	xin3	
			•		
			sel_cdatam	ving	
			Sei_cuataiii	XIIIO	
IN-	0-15	Mux		sel_bypass	TODO
PUT_REG4_SEL	,		•		
			sel_bypass		
			•		
			sel_locked_	dpa	
			•		
			sel_cdatam	rin 1	
			Sei_cuataiii	X1114	
			•		
			sel_cdatam	xin9	
IN-	0-15	Ram	0-1	0	TODO
REG_POWER_U	P_STATE				
IN-	0-15	Bool	t/f	f	TODO
REG_SCLR_EN		- 551		_	
IN-	0-15	Ram	0-1	0	TODO
		Kaiii	0-1	0	1000
REG_SCLR_VAI			12		
IOREG_PWR_SV		Bool	t/f	t	TODO
IP_SC_OR_FIFO	_SEL5	Mux		cff	TODO
			• cff		
			• ip_sc		
			-1		
IR_FIFO_RCLK_	INIVI 5	Bool	t/f	f	TODO
IR_FIFO_TCLK_	T	Bool	t/f	f	TODO
OEREG_ACLR_		Bool	t/f	f	TODO
OEREG_CLK_IN	V0-15	Bool	t/f	f	TODO
OEREG_HR_CL		Bool	t/f	f	TODO
			L		uoc on novt nago

Table 7 – continued from previous page

			from previous pag	•	
Name	Instance	Туре	Values	Default	Documenta- tion
OEREG_OUTPUT	OSEL	Mux		sel_oe0	TODO
			• sel_oe0		
			• sel_1x		
			•		
			sel_1x_dela	V	
			• sel_2x	,	
			501_2.1		
OEREG_POWER_	OFF 5STATE	Ram	0-1	0	TODO
OEREG_SCLR_D	ERE G	Ram	0-1	0	TODO
OEREG_SCLR_E	V 0-15	Bool	t/f	f	TODO
OE_2X_CLK_EN	0-15	Bool	t/f	f	TODO
OE_2X_CLK_INV	70-15	Bool	t/f	f	TODO
OE_HALF_RATE	(BYPASS	Bool	t/f	t	TODO
OE HALF RATE		Mux		cff	TODO
			• cff		
			• ip_sc		
			P=50		
OUT-	0-15	Mux		sdr	TODO
REG_MODE_SEL		With	• sdr	Sui	TODO
KEG_WODE_SEE	•		• ddr		
			- uui		
OUT-	0-15	Mux		sel_iodout0	TODO
REG_OUTPUT_\$1		WIUX		sci_lodouto	1000
KEG_GG1FG1_51	LL		sel_iodout0		
			_		
			• sel_sdr		
			• , , , ,		
			sel_sdr_dela	ıy	
			• sel_2xff		
OUT-	0-15	Ram	0-1	0	TODO
REG_POWER_UP		Kaiii	0-1	U	TODO
	0-15	Bool	t/f	f	TODO
REG_SCLR_EN	J 10	2001	,	-	1020
	0-15	Ram	0-1	0	TODO
REG_SCLR_VAL	U 10		` •	~	1020
RBE HRATE CLI	KO-SEL	Mux		clkout1	TODO
RDE_IIIATIE_CE	IV_WEE	With	• clkout1	CIROUTI	TODO
			• hr_clk		
			- III_CIK		
RBOE LVL FR C	CO-K5EN	Bool	t/f	f	TODO
RBOE_LVL_FR_C		Bool	t/f	f	TODO
RB_FIFO_WCLK		Bool	t/f	f	TODO
RB_FIFO_WCLK		Bool	t/f	f	TODO
RB_FIFO_WCLK		Mux	W.I	clkin0	TODO
ND_I II O_WCLIN_		1,107	• clkin0	CIKIIIO	1000
			• dqs_bus		
			- uqs_bus		
RB_IREG_T1T1_F	OVPASS FN	Bool	t/f	f	TODO
	0-15	Bool	t/f	t	TODO
VD_OFO_III A	0-13	ווווו	U1		1000

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Ivanie	Instance	Туре	values	Delault	
				_	tion
RB_T1_SEL_IRE		Ram	00-1f	0	TODO
RB_T1_SEL_IRE	CO_IPSEN	Mux		cff	TODO
			• cff		
			• ip_sc		
			7		
RB_T9_SEL_ER	E 0-13 FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ER	E G-19 EN	Mux		cff	TODO
	_		• cff		
			• ip_sc		
			IP_SC		
DD TO CEL OD	EO INSEE DELAY	D	00-1f	0	TODO
	EG-115FF_DELAY	Ram	00-11		TODO
RB_T9_SEL_OR	EO-IBPEN	Mux		cff	TODO
			• cff		
			• ip_sc		
SET_T3_FOR_C	NIO&IFAC	Ram	0-7	0	TODO
SET_T3_FOR_C	DANTASIIN	Ram	0-7	0	TODO
TX-	0-15	Mux		txout	TODO
OUT_FCLK_SEI			• txout		
			• fclk		
USE_CLR_INRE	COHN	Bool	t/f	f	TODO
	_		t/f	f	TODO
USE_CLR_OUT	KIDELEN	Bool	V1	1	וטטט

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ACLR_FIFOCTRL			GOUT	p	TODO
ACLR_PSTAMBLE			GOUT	p	TODO
CLK			DCMUX	p	TODO
CLKOUT		0-1	DCMUX	p	TODO
CORE_DELAY_CTRL		0-6	GOUT	p	TODO
CORE_DQS_UPDATE_ENA			GOUT	p	TODO
DIN			GOUT	p	TODO
DOUT			GIN	i	TODO
DQS_SAMPLE			GIN	i	TODO
EN		0-16	GOUT	p	TODO
FIFO_CORE_RESET			GOUT	p	TODO
INCR_VFIFO		0-1	GOUT	p	TODO
OCT		0-1	GOUT	p	TODO
POSTAMBLE		0-1	GOUT	p	TODO
QVALID			GIN	i	TODO
RDATA_EN		0-1	GOUT	p	TODO
RDATA_VALID			GIN	i	TODO
RD_LATENCY		0-4	GOUT	p	TODO
UPDATE			GOUT	p	TODO

Port Name	In-	Port	Dir	Remote port	Documenta-
	stance	bits			tion
	0-15		>	GPIO	TODO
ACLR_FIFOCTRL			<	HMC:PHYDDIODQSLOGICACLRFIFOCT	RIFODO
ACLR_PSTAMBLE			<	HMC:PHYDDIODQSLOGICACLRPSTAME	BLIKODO
DELAY_CTRL_IN	1-2	0-6	<	DLL:DELAY_CTRL_OUT	TODO
DQS_2X_CLK_X			<	LVL:LDC_CLKOUT	TODO
DQS_CLK_X		0-3	<	LVL:LDC_CLKOUT	TODO
DQS_UPDATE_ENA	1-2		<	DLL:DQS_UPDATE	TODO
DQ_CLK_X			<	LVL:LDC_CLKOUT	TODO
FIFO_CORE_RESE	Γ		<	HMC:PHYDDIODQSLOGICFIFORESET	TODO
INCR_VFIFO		0-1	<	HMC:PHYDDIODQSLOGICINCWRPTR	TODO
NOCT		0-1	<	HMC:PHYDDIODQSLOGICOCT	TODO
NPOSTAMBLE		0-1	<	HMC:PHYDDIODQSLOGICDQSENA	TODO
RDATA_EN		0-1	<	HMC:PHYDDIODQSLOGICINCRDATAEN	TODO
RDATA_VALID			>	HMC:DDIOPHYDQSLOGICRDATAVALID	TODO
RD_LATENCY		0-4	<	HMC:PHYDDIODQSLOGICREADLATEN	TODO
SEQ_HR_CLK_X			<	LVL:LDC_CLKOUT	TODO

2.4.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO
C1_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C2_COUT_EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3_COUT_EN		Bool	t/f	f	TODO
C3_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6_COUT_EN		Bool	t/f	f	TODO
C7_COUT_EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO
CLK_LOSS_SW_EN		Bool	t/f	f	TODO
CLK_SW_DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP_COMP		Bool	t/f	f	TODO
CP_CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO

Table 8 – continued from previous page

Table 8 – conti				D ():	
Name	Instance	Туре	Values	Default	Documentation
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV_VCOPH_DIV		Ram	0-3	0	TODO
DPRIO0_BASE_ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_SCANEN_INVERT		Bool	t/f	f	TODO
DSM_DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM_RESET		Bool	t/f	f	TODO
ECN_BYPASS		Bool	t/f	f	TODO
ECN_TEST_EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-1	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL_ENABLE		Bool	t/f	f	TODO
FRACTIONAL_CARRY_OUT		Ram	0-3	3	TODO
FRACTIONAL_DIVISION_SETTING		Ram	32 bits	0	TODO
FRACTIONAL_VALUE_READY		Bool	t/f	t	TODO
LF_TESTEN		Bool	t/f	f	TODO
LOCK_FILTER_CFG_SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M_CNT_FINE_DELAY		Ram	0-3	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_IN_SRC		Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M_CNT_PH_MUX_PRESET_SETTING		Ram	0-7	0	TODO
NREVERT INVERT		Bool	t/f	f	TODO
N CNT BYPASS EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-3	0	TODO
N_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N CNT ODD DIV DUTY EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL AUX ATB COMP PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	-	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f		TODO
PL AUX ATB EN1		Bool	t/f		TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f		TODO
12_101_1112_B11_1 RECOM	1	2001	W.1	oontin	ues on next page

Table 8 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL AUX BG KICKSTART		Bool	t/f	-	TODO
PL AUX BG POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL AUX BYPASS MODE CTRL VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f		TODO
PM AUX CAL CLK TEST SEL		Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
PM_AUX_IQCLK_CAL_CLK_SEL		Ram	0-7	0	TODO
PM_AUX_RX_IMP		Ram	0-3	0	TODO
PM_AUX_TERM_CAL		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM AUX TX IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO_PH2_EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN	1	Bool	t/f	f	TODO
VCO_I IIO_EIN		DOOL	W -		
VCO_PH7_EN		Bool	t/f	f	TODO
					TODO TODO

Table 8 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-3	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ATPGMODE0			GOUT	p	TODO
CLKEN		0-1	GOUT	p	TODO
CLKSEL0			GIN	i	TODO
CLK_BAD0	0-1		GIN	i	TODO
CNT_SEL0		0-4	GOUT	p	TODO
CORECLK0			PMUX	i	TODO
DPRIO0_BYTE_EN		0-1	GOUT	p	TODO
DPRIO0_CLK			DCMUX	p	TODO
DPRIO0_CLK			GOUT	p	TODO
DPRIO0_MDIO_DIS			GOUT	p	TODO
DPRIO0_READ			GOUT	p	TODO
DPRIO0_READDATA		0-15	GIN	i	TODO
DPRIO0_REG_ADDR		0-5	GOUT	p	TODO
DPRIO0_RST_N			GOUT	p	TODO
DPRIO0_SER_SHIFT_LOAD			GOUT	p	TODO
DPRIO0_WRITE			GOUT	p	TODO
DPRIO0_WRITEDATA		0-15	GOUT	p	TODO
EXTSWITCH0			GOUT	p	TODO
FBCLK_IN_L0			DCMUX	p	TODO
FBCLK_IN_R0			DCMUX	p	TODO
FFPLL_CSR_TEST0			GOUT	p	TODO
LOCK0			GIN	i	TODO
NRESET0			GOUT	p	TODO
PFDEN0			GOUT	p	TODO
PHASE_DONE0			GIN	i	TODO
PHASE_EN0			GOUT	p	TODO
SCANEN0			GOUT	p	TODO
UP_DN0			GOUT	p	TODO

Port Name	In- stance	Port bits	Dir	Remote port	Documentation		
CLKIN		0-3	<	GPIO:COMBOUT	Raising-edge or differential		
CEITH			`	GI IG.CGIMEGCI	clock pin to pll		
DB IN0			<	GPIO:COMBOUT	TODO		
DPACLK0 I		0	>	HSSI:PMA FFPLL CLK	TODO		
DPACLK0 I		4	>	HSSI:PMA_FFPLL_CLKB	TODO		
EXTCLK		0-1	>	GPIO:PLLDIN	TODO		
FBCLK FPLL0			<	HSSI:PMA FBCLK FFPLL	TODO		
FBCLK IN L0			<	CMUXHG:CLKFBOUT	TODO		
FBLVDS_IN0			<	CBUF:FBCLKIN	TODO		
FBLVDS_OUT0			>	CBUF:FBCLKOUT	TODO		
FPLL0_REF_IQC	LK		>	HSSI:PMA_FFPLL_REF_IQCLF	K TODO		
IQTXRX-			<	HSSI:PMA_IQTXRXCLK_FFPL	LTODO		
CLK_FPLL0				_			
LOADEN0		0-1	>	CBUF:LVDS_LOADEN0	TODO		
LVDS_CLK0		0-1	>	CBUF:LVDS_CLK0	TODO		
PLLCOUT		0-8	>	CMUXCR:PLLIN	TODO		
PLLCOUT		0-8	>	CMUXHG:PLLIN	TODO		
PLLCOUT		0-8	>	CMUXHR:PLLIN	TODO		
PLLCOUT		5-8	>	CMUXVG:PLLIN	TODO		
PLLCOUT		0-8	>	CMUXVR:PLLIN	TODO		
PLLDOUT0			>	DLL:CLOCK	TODO		
PLLMOUT0			>	CMUXCR:PLLMIN	TODO		
PLLMOUT0			>	CMUXHG:PLLMIN	TODO		
PLLMOUT0			>	CMUXVG:PLLMIN TODO			
PLL_CAS_OUT1			>	FPLL:PLL_CAS_IN0	TODO		
REF-			<	HSSI:PMA_REF_IQCLK_OUT	TODO		
CLK_FPLL0							
REF_IQCLK_FPI			<	< HSSI:PMA_REF_IQCLK_OUT_MICOXHD			
RX_IQCLK_FPLI	LO		<	HSSI:PMA_RX_IQCLK_OUT_N	AUXDO		

2.4.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLOCK_OUT		0-3	>	LVL:FFPLL_CLK	TODO
FBCLKIN			>	FPLL:FBLVDS_IN0	TODO
FBCLKOUT			<	FPLL:FBLVDS_OUT0	TODO
LVDS_CLK0		0-1	<	FPLL:LVDS_CLK0	TODO
LVDS_CLKA		0-3	>	LVL:FFPLL_CLK	TODO
LVDS_CLKB		0-3	>	LVL:FFPLL_CLK	TODO
LVDS_LOADEN0		0-1	<	FPLL:LOADEN0	TODO

2.4.5 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ATBCOMPOUT			GIN	i	TODO
CAPTNUPDT_RU			GOUT	p	TODO
CLKDRUSER			GIN	i	TODO
CLK_OUT			GIN	i	Internal oscillator clock output
CLK_OUT1			GIN	i	Internal oscillator clock 1 output
CLOCK_CHIPID			DCMUX	p	TODO
CLOCK_CRC			DCMUX	p	TODO
CLOCK_OPREG			DCMUX	p	TODO
CLOCK_PR			DCMUX	p	TODO
CLOCK_RU			DCMUX	p	TODO
CLOCK_SPI			DCMUX	p	TODO
CONFIG			GOUT	р	TODO
CORECTL_JTAG			GOUT	p	TODO
CORECTL_PR			GOUT	p	TODO
CRCERROR			GIN	i	TODO
DATA		0-15	GOUT	p	TODO
DATAIN		0-3	GIN	i	TODO
DATAOE		0-3	GOUT	p	TODO
DATAOUT		0-3	GOUT	p	TODO
DFT_IN		0-5	GOUT	p	TODO
DFT_OUT		0-24	GIN	i	TODO
DONE			GIN	i	TODO
END_OF_ED_FULLCHIP			GIN	i	TODO
EXTERNALREQUEST			GIN	i	TODO
NCE_OUT			GIN	i	TODO
NTDOPINENA			GOUT	p	TODO
OERROR			GIN	i	TODO
OSC_ENA			GOUT	p	Internal oscillator enable
OUTPUT_ENABLE			GOUT	р	TODO
PRREQUEST			GOUT	p	TODO
READY			GIN	i	TODO
REGIN			GOUT	p	TODO
REG_OUT_CHIPID			GIN	i	TODO
REG_OUT_CRC			GIN	i	TODO
REG_OUT_OPREG			GIN	i	TODO

Table 9 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
REG_OUT_RU			GIN	i	TODO
RSTTIMER			GOUT	p	TODO
RUNIDLEUSER			GIN	i	TODO
SCE_IN			GOUT	p	TODO
SHIFTNLD_CHIPID			GOUT	p	TODO
SHIFTNLD_CRC			GOUT	p	TODO
SHIFTNLD_OPREG			GOUT	p	TODO
SHIFTNLD_RU			GOUT	p	TODO
SHIFTUSER			GIN	i	TODO
TCKCORE			DCMUX	p	TODO
TCKUTAP			GIN	i	TODO
TDICORE			GOUT	p	TODO
TDIUTAP			GIN	i	TODO
TDOCORE			GIN	i	TODO
TDOUTAP			GOUT	p	TODO
TMSCORE			GOUT	p	TODO
TMSUTAP			GIN	i	TODO
UPDATEUSER			GIN	i	TODO
USR1USER			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ATBOUT	0-1		<	HSSI:PMAAUX_L0_ATBOUTBIDIROUT	TODO
SPIDATAIN		0-3	<	GPIO:BUFFER_OUT	TODO
SPIDATAOUT		0-3	>	GPIO:BUFFER_IN	TODO
SPIDCLK			>	GPIO:BUFFER_IN	TODO
SPISCE			>	GPIO:BUFFER_IN	TODO

2.4.6 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA.

Name	Instance	Type	Values	Default	Documenta-
					tion
PCS8G_AGGRE	GATE_DSKW_CO	NTMROAL		write	TODO
			• write		
			• read		
PCS8G_AGGRE	GATE_DSKW_SM	OMPLERATION		xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGRE	GATE_PCS_DW_B	OMDANG		disable	TODO
			 disable 		
PCS8G_AGGRE	GATE_POWERDO	WBIodEN	t/f	f	TODO
PCS8G_AGGRE	GATE_REFCLK_D	IOB_OSEL_EN	t/f	f	TODO

Table 10 – continued from previous page

_ N.1			a from previous pa	•	
Name	Instance	Type	Values	Default	Documenta- tion
PCS8G_AGGRE	GATE_XAUI_SM	Mux		xaui_legacy_sm	TODO
			•		
			xaui_legacy	_sm	
			• xaui_sm		
			• disable		
COM_PCS_PLD		Bool	t/f	f	TODO
	I IJ _HRDRSTCTRI	_	t/f	f	TODO
	I B - <u></u> HRDRSTCTRI		t/f	f	TODO
COM_PCS_PLD	I II-2 TESTBUF_SEI	∠ Mux		pcs8g	TODO
			• pcs8g		
			• pma_if		
COM DCC DLD	I B_2 USRMODE_SI	TARET			TODO
COM_PCS_PLD	TID-70 SKMIODE SI	EII MI INO I	• usermode	usermode	TODO
			• last_frz		
			- 1051_112		
COM PCS PLD	POLD_SIDE_RES_:	SRAGOx		pld	TODO
2011_1 CO_1 LD		J	• pld	r	
			• b_hip		
			r		
COM_PCS_PLD	POL-D_SIDE_RES_S	S RAC idx		pld	TODO
	T		• pld	ı	
			• b_hip		
COM_PCS_PLD	POLO_SIDE_RES_	SPACiáxO		pld	TODO
			• pld		
			• b_hip		
COM_PCS_PLD	POL-D_SIDE_RES_	SPACUIXI		pld	TODO
			• pld		
			• b_hip		
GOV PGG PT T	DA B GIET DES	CID GO		11	TODO
COM_PCS_PLD	POLD_SIDE_RES_	SHALUX	1.1	pld	TODO
			• pld		
			• b_hip		
COM DCC DID	POL-D_SIDE_RES_:	CD/112~		pld	TODO
COM_PCS_PLD	TUBE_SIDE_KES_	SINUUX	• pld	più	1000
			• b_hip		
			- 0_mp		
COM PCS PLD	POL-D_SIDE_RES_:	SRAGI4x		pld	TODO
	TEE_SIDE_KES_	J 115411111	• pld	Più	1000
			• b_hip		
COM PCS PLD	POLD_SIDE_RES_S	SRACI5x		pld	TODO
		-	• pld	r	
			• b_hip		
			1		
					les on nevt nage

Table 10 – continued from previous page

			d from previous pa	•	
Name	Instance	Туре	Values	Default	Documenta- tion
COM_PCS_PLD	PO-D_SIDE_RES_	SPACION	• pld • b_hip	pld	TODO
COM_PCS_PLD_	PO-D_SIDE_RES_	SINGI7x	• pld • b_hip	pld	TODO
COM_PCS_PLD_	PU-D_SIDE_RES_	SIMCI&x	• pld • b_hip	pld	TODO
COM_PCS_PLD_	PO-D_SIDE_RES_	SINCION	• pld • b_hip	pld	TODO
COM_PCS_PLD	S0F2E_DATA_SRC	Mux	• pld • b_hip	pld	TODO
COM PCS PMA	_ IF 2AUTO_SPEEI	D BEON 61	t/f	f	TODO
	IF2BLOCK_SEL		t/f	f	TODO
COM_PCS_PMA	_IF2FORCE_FREG	ATMICIE	• off • force0 • force1	off	TODO
COM_PCS_PMA		Bool	t/f	f	TODO
	_ I F2PMA_IF_DFT		t/f	f	TODO
	_ I F2PMA_IF_DFT		0-1	0	TODO
COM_PCS_PMA	_IF2PM_GEN1_2_	CINTUX	• cnt_32k • cnt_64k	cnt_32k	TODO
COM_PCS_PMA	_IF2PPMSEL	Mux	• default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000 • ppm_other	default	TODO
	l	I.	1		oc on poyt page

Table 10 – continued from previous page

		pie 10 – continued			
Name	Instance	Type	Values	Default	Documenta-
					tion
COM PCS PMA	IF2PPM CNT RS	NTBool	t/f	f	TODO
	IF2PPM_EARLY		t/f	f	TODO
			VI		
COM_PCS_PMA	_ IF 2PPM_POST_E			200	TODO
			• 200		
			• 400		
PCS8G BASE A	DUDB	Ram	000-7ff		TODO
	TOEPROADCAST I		t/f	f	TODO
_			000-fff	0	TODO
	X_0-22_SYMBOL_F		000-111		
PCS8G_DIGI_R.	X_ %B 10B_DECODI	EKMux		off	TODO
			• off		
			• sgx		
			• ibm		
PCS8G DIGI P	X_ (\$-B 10B_DECODI	RMONITPHIT SEI		data_8b10b	TODO
I COOO_DIOI_K	A_MBIOD_DECODI	PINIMA II O I OEL		uaia_00100	1000
			1 , 01 101		
			data_8b10b		
			•		
			data_xaui_s	m	
PCS8G DIGI R	X_0ACC_BLOCK_S	EMux		same	TODO
			• same		
			• other		
			• ouici		
POGGG PIGL P	W OLDER	DEDITI CE EN	. 10	C	TODO
	X_0A12JTO_ERROR_		t/f	f	TODO
	X_0A12UTO_SPEED_1		40 bits	0	TODO
PCS8G_DIGI_R	X_0BDS_DEC_CLO	C K o@ATING_EN	t/f	f	TODO
PCS8G_DIGI_R	X_0B2ST_CLOCK_C	ABTOONG_EN	t/f	f	TODO
PCS8G DIGI R	X_0B12ST_CLR_FLA	GB 6N	t/f	f	TODO
PCS8G_DIGI_R		Mux	-	disable	TODO
T COUG_DIGI_IC		With	• disable	disable	TODO
			• incremen-		
			tal		
			• cjpat		
			• crpat		
PCS8G DIGI R	X_0B12T_REVERSAL	_ E oll	t/f	f	TODO
	X_BYTEORDER_C			f	TODO
	X_BYTE_DESERIA			disable	TODO
I COOC_DIOI_K		ALTERIAL N	• disable	disable	1000
			• bds_by_2		
			•		
			bds_by_2_d	let	
PCS8G DIGI R	X_0BYTE_ORDER	Ram	23 bits	0	TODO
PCS8G_DIGI_R		Ram	30 bits	0	TODO
	X_@EFIFO_RST_PLI		t/f	f	TODO
T PUSSU DIGI K	X_0G2D_PATTERN	Ram	00-ff	0	TODO

Table 10 – continued from previous page

	Tal	pie 10 – continue	d from previous pa	age	
Name	Instance	Type	Values	Default	Documenta-
					tion
PCS8G_DIGI_R	X 0GP_K1	Mux		clk1	TODO
			• clk1		
			• tx_pma		
			• agg		
			•		
			agg_top_or_	bottom	
PCS8G_DIGI_R	X_@CLK2	Mux		rcvd_clk	TODO
			 rcvd_clk 		
			• tx_pma		
			• ref-		
			clk_dig2		
			\ \tag{\tag{\tag{\tag{\tag{\tag{\tag{		
DC88C DIGI D	X_0G2LK_FREE_RUI	URNANC EN	t/f	f	TODO
			U1	disable	TODO
PCS8G_DIGI_R	Y_BESVE M	Mux	4:1.1.	uisable	1000
			• disable		
			• xaui		
			• srio_v2p1		
	X_ODESKEW_PROC		t/f	f	TODO
PCS8G_DIGI_R	X_ 0DE SKEW_RDCI	LKB_cGATING_EN	t/f	f	TODO
PCS8G_DIGI_R	X_0D2W_DESKEW_V	W R6 &LK_GATING_	BM	f	TODO
PCS8G_DIGI_RX	X_0D2W_PC_WRCLF	K_RGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	X_0D2W_RM_RDCL1	K <u>B</u> GAITING_EN	t/f	f	TODO
PCS8G_DIGI_R	X_0D2W_RM_WRCL	KB66ATING_EN	t/f	f	TODO
	X_0D2W_WA_CLOCI		t/f	f	TODO
	X_0E12DLE_CLOCK		t/f	f	TODO
	X_0E12DLE_EIOS_EN		t/f	f	TODO
	X_0EDDLE_ENTRY		t/f	f	TODO
	X_0EDDLE_ENTRY_		t/f	f	TODO
	LERR_FLAGS_SE		U1	flags_8b10b	TODO
T C50G_DIGI_IC	LEEK_I E/105_5L	ALVIUA		114g3_00100	TODO
			flags_8b10b		
				,	
			• flags_wa		
DCCCC DICI D	A UMANAT ID CODE	DEPOS ON A CONTRACTOR	T+/f	r	TODO
	X_012VALID_CODE		N U1	f	TODO
PCS8G_DIGI_R	X_OPAND_EDB_ERRO	DIVINKEPLACE		edb	TODO
			• edb		
			• pad		
			•		
			edb_dynam	ic	
DOGGO DIGI DI	W (DAD ALLEY Y C	ODD MOLE EN	. 16	C	TODO
	PARALLEL_LO		t/f	f	TODO
	PCFIFO_RST_PI		t/f	f	TODO
	X_ 0P:2 S_BYPASS_E		t/f	f	TODO
	X_OPOCS_URST_EN		t/f	f	TODO
PCS8G_DIGI_RX	X_0P-02_RDCLK_GA	T B v6 <u>1</u> EN	t/f	f	TODO

Table 10 – continued from previous page

Name Ir	nstance	Туре	d from previous pa Values	Default	Documenta-
"		-76-5			tion
PCS8G_DIGI_RX_0	PASE COMPE	NISTATION FIFO		normal_latency	TODO
1 0500_5101_101_0	Zi isz_comi z	1 11 2 11 11 0	• nor-	normar_ratemey	1020
			mal_latency	7	
			•		
			nid etrl no	rmal_latency	
			pia_cui_noi	imai_iatency	
			low_latency	,	
			iow_latency		
			pid_ctrl_lov	v latency	
			• regis-	v_natericy	
			ter_fifo		
			tci_iiio		
PCS8G_DIGI_RX_0	OPE IF EN	Bool	t/f	f	TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G_DIGI_RX_0		Num	U1	8	TODO
I COOO_DIGI_KA_U	-1871/J-TD AA	INUIII	• 8	U	1000
			• 10		
			• 16		
			• 20		
			20		
PCS8G DIGI RX 0	20LARITY INV	TERGHON EN	t/f	f	TODO
PCS8G_DIGI_RX_0	_	-	t/f	f	TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G_DIGI_RX_0		Mux	U1	disable	TODO
T COOC_DIGI_ROL_U	MD5_VER	William	• disable	disable	TODO
			•		
			prbs_7_dw_	8 10	
			•	_0_10	
			prbs_23_dw	hf sw	
			•	/_m_s**	
			nrhs 7 sw	hf_dw_lf_sw	
			pros_7_sw_		
			prbs_lf_dw_	mf sw	
			• pros_ii_dw_		
			prbs_23_sw	mf dw	
			• prbs_15		
			• prbs_31		
			P100_01		
PCS8G_DIGI_RX_0	PATHER MATO	:HRam	68 bits	0	TODO
PCS8G_DIGI_RX_0	_	Mux	30 010	rcvd_clk	TODO
1 0000_D101_107_U	L,D_CLIX	MINA	• rcvd_clk	10 vu_01K	1000
			• tx_pma		
			· tx_piiia		
PCS8G_DIGI_RX_0	D CIK	Mux		rx_clk	TODO
I COOO_DIOI_KA_U	L_CLK	IVIUA	• rx_clk	IA_CIK	1000
			• pld		
			più		
					uos on novt page

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
		71.			tion
PCS8G DIGI RX	(REFCLK_SEL_E	NBool	t/f	f	TODO
	CRE_BO_ON_WA		t/f	f	TODO
	CORDINLENGTH C		00-7f	0	TODO
	 C_\$\$W_DESKEW_V			f	TODO
	C_GSY_PC_WRCLK		t/f	f	TODO
	C_GSW_RM_RDCLI		t/f	f	TODO
	C_GSW_RM_WRCL		t/f	f	TODO
	 C_\$YMBOL_SWAF		t/f	f	TODO
	COFEST_BUS_SEL			prbs_bist	TODO
			• prbs_bist	r	
			• tx		
			t A		
			tu atul mlan		
			tx_ctrl_plan	e	
			• wa		
			 deskew 		
			• rm		
			rx_ctrl		
			pcie_ctrl		
			•		
			rx_ctrl_plar	ie	
			• agg		
			66		
PCS8G DIGI RX	CWALID_MASK_	E NS ool	t/f	f	TODO
	 C_0W2A_BOUNDAR`			auto_align_pld_ct	
			•		
			auto_align_	nld ctrl	
			• sync_sm	r	
			• de-		
			terminis-		
			tic_latency		
			•		
			• bit_slip		
PCS8G DIGI RX	COW2A CLK SLIP	SRAGING	000-3ff	0	TODO
	_0W2A_CLOCK_G/		t/f	f	TODO
	OW2A DET LATE			delayed	TODO
1 0000_D101_I0			• delayed	aciajoa	1000
			• immedi-		
			ate		
DCS8G DIGI DX	 C_0W2A_DISP_ERR_	FRAGE EN	t/f	f	TODO
			t/f		TODO
	COW2A_KCHAR_EN			f	
PCS8G_DIGI_RX	L_UWZA_PD	Ram	43 bits	0	TODO

Table 10 – continued from previous page

N.1			d from previous pa		
Name	Instance	Туре	Values	Default	Documenta-
					tion
PCS8G_DIGI_RX	C_0W2A_PLD_CONT	RMLLED		level_sensitive	TODO
			•		
			level_sensit	ive	
			•		
			pid_ctrl_sw	7	
			• ris-		
			ing_edge_se	encitive	
			mg_cage_s		
DCCOC DICI DX	C_0W2A_SYNC_SM_	CEDI	38 bits	0	TODO
			36 DILS	_	
PCS8G_DIGI_RX	L_UW2R_CLK	Mux	11.2	rx_clk2	TODO
			• rx_clk2		
			• tx-		
			fifo_rd_clk		
PCS8G_DIGI_TX	_ 08-13 10B_DISP_CT	'R M ux		off	TODO
			• off		
			• on_ib		
			• on		
			J.,		
PCSSG DIGI TX	(8-12-10B ENCODE	FRM ₁₁ v		off	TODO
1 C30O_DIOI_17	L_@1210D_LINCODI	ZIWIUX	• off	OII	TODO
			• ibm		
			• sgx		
PCS8G_DIGI_TX	_ 8-13 10B_ENCODE	E RMIN PUT		xaui_sm	TODO
			• xaui_sm		
			• nor-		
			mal_data_p	ath	
			•		
			gige_idle_c	onversion	
			884=444=4		
PCS8G DIGI TX	_OACC_BLOCK_S	EMux		same	TODO
T C50G_DIGI_12	L_WIEC_DLOCIL_D	LBIUX	• came	Same	TODO
			• same		
			• other		
DCCOC DICI TY		APPE-1ENI	4/C	C C	TODO
	_OBEST_CLOCK_C		t/f	f	TODO
PCS8G_DIGI_TX	LUSIST_GEN	Mux		disable	TODO
			• disable		
			• incremen-		
			tal		
			• cjpat		
			• crpat		
			· · · · · ·		
PCS8G_DIGI_TX	(BETSLIP EN	Bool	t/f	f	TODO
	_B2Γ_REVERSAL		t/f	f	TODO
	_BS_CLOCK_GA		t/f	f	TODO
	CBYPASS_PIPELI		t/f	f	TODO
	_OBYTE_SERIALIZ		t/f	f	TODO
PCS8G_DIGI_TX	_ © -C_DISPARITY	_HEMOOI	t/f	f	TODO

Table 10 – continued from previous page

Maria				<u> </u>	Daniman
Name	Instance	Туре	Values	Default	Documenta-
			222.4		tion
	(_@ 2 D_PATTERN	Ram	000-1ff	0	TODO
	C_ODYNAMIC_CLC		t/f	f	TODO
	_ JF-12 FORD_CLOCI		t/f	f	TODO
	_ JF12 FOWR_CLOC		t/f	f	TODO
PCS8G_DIGI_TX	LFORCE_ECHAR	_ IBN iol	t/f	f	TODO
PCS8G_DIGI_TX	_ JFØ RCE_KCHAR	_BNol	t/f	f	TODO
PCS8G_DIGI_TX	_ @ 2_FREQUENC	Y <u>M</u> SACALING		off	TODO
			 off 		
			• on		
PCS8G_DIGI_TX	(0-2 OPBACK	Bool	t/f	f	TODO
		E NS ool	t/f	f	TODO
	 _ P: BYPASS_E		t/f	f	TODO
	OPEIASE_COMPE		4.1	normal_latency	TODO
1 6500_5101_11			• nor-	normar_ratency	1020
			mal_latency	,	
			mai_tatency		
			nid etrl no	rmal_latency	
			piu_cui_iioi	illai_latency	
			love lotomor		
			low_latency		
				1.4	
			pid_ctrl_lov	v_ratency	
			• regis-		
			ter_fifo		
Dagged Didi m	AMERICA DEEGL	TO D. GEV		0.11	mono
PCS8G_DIGI_TX	_OP-EIFIFO_REFCL	KMBixSEL		refclk	TODO
			• refclk		
			• tx_pma		
					i l
PCS8G DIGI TX					
	_ @-£1 FIFO_WRITE	_OMuk_SEL	_	pld	TODO
	(_0P-121FIFO_WRITE	_ © /LulkSEL	• pld	pld	TODO
	C. PPEDFIFO_WRITE	_ONuk_SEL	• pld • tx_clk	pld	TODO
			• tx_clk	•	
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	• tx_clk	f	TODO
PCS8G_DIGI_TX	(PZANE_BONDI		• tx_clk	•	
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	• tx_clk	f	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	• tx_clk t/f DN	f	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	• tx_clk t/f DN • individual	f individual	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	• tx_clk t/f DN • individual • bun-	f individual	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	• tx_clk t/f DN • individual • bun-	f individual	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	t/f individual bundled_master	f individual	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G© 6DMP_EN	t/f individual bundled_master	f individual	TODO
PCS8G_DIGI_TX	(PZANE_BONDI	N G <u>o</u> 6DMP_EN	t/f individual individual bundled_master slave_above	f individual	TODO

Table 10 – continued from previous page

	TUK	pie 10 – continue		igo	
Name	Instance	Туре	Values	Default	Documenta- tion
PCS8G DIGI TX	PPANE BONDII	N Ø 1©CONSUMPTIO	DN	individual	TODO
T C500_5101_12		VO <u>I</u> LAOTVOONII TI	individual bun- dled_master slave_above slave_below		
PCSSC DIGI TX	C_PP2ANE_BONDII	MBOM A STEP	t/f	f	TODO
		_	V1		
PCS8G_DIGI_TX	<u></u> #- <u>И</u> А D W	Num	• 8 • 10 • 16 • 20	8	TODO
PCS8G DIGI TX	C OPOLARITY INV	FRSJON EN	t/f	f	TODO
	CPRBS CLOCK (_	t/f	f	TODO
PCS8G_DIGI_TX		Mux	W.1	disable	TODO
			prbs_lf_dwprbs_23_swprbs_15prbs_31	v_hf_sw hf_dw_lf_sw _mf_sw v_mf_dw	
	K_ ©-Y MBOL_SWAF		t/f	f	TODO
	<u> T-XCLK_FREERI</u>		t/f	f	TODO
	X_ (I-X PCS_URST_E		t/f	f	TODO
PCS8G_MDIO_D		Bool	t/f	f	TODO
PCS8G_MDIO_D		Bool	t/f	f	TODO
	T B_2 TOP_DESERI <i>E</i>		t/f	f	TODO
PCS8G_PIPE_IN	Г В_ 2TOP_ERROR_	R M RIxACE_PAD	• edb • pad	edb	TODO
PCS8G_PIPE_IN	T B_2 TOP_IND_ERI	ROMO <u>o</u> REPORTING	t/f	f	TODO
		- Γ ΙΒS oRST_TOGGL		f	TODO
	TB-2TOP_RPRE_E		30 bits	0	TODO
	TB-TOP_RVOD_S		30 bits	0	TODO
	TB-TOP_RXDETE		t/f	f	TODO
	TB_TOP_RX_PIPE		t/f	f	TODO
1 0000_I II E_IIV	-~_ -		w 1	*	1020

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
PCS8G_PIPE_IN	TB-2TOP_TXSWIN	G <u>B</u> EN	t/f	f	TODO
PCS8G_PIPE_IN	TB-2TOP_TX_PIPE	_ B Nol	t/f	f	TODO
PCS8G_POWER	I 9Q LATION_EN	Bool	t/f	f	TODO
PCS9G_PIPE_IN	TB-2TOP_ELECIDI	LR <u>a</u> DELAY	0-7	0	TODO
PCS9G_PIPE_IN	TB-2TOP_PHY_STA	ATRIAS_DELAY	0-7	0	TODO
PLD_PCS_DEFA	UQ-72_BROADCAS	Γ <u>B</u> ελί	t/f	f	TODO
PLD_PCS_IF_BA	SŒ2ADDR	Ram	000-7ff		TODO
PLD_PCS_MDIC	_ D ES_CVP_EN	Bool	t/f	f	TODO
PLD_PCS_MDIC	_ D ES_FORCE_EN	Bool	t/f	f	TODO
PLD_PCS_POWI	RO-ESOLATION_E	NBool	t/f	f	TODO
	AULT_BROADCAS	T <u>B</u> 6N	t/f	f	TODO
PMA_PCS_IF_B	_	Ram	000-7ff		TODO
PMA_PCS_MDI		Bool	t/f	f	TODO
	O_ODAS_FORCE_EN		t/f	f	TODO
	ER-2ISOLATION_F		t/f	f	TODO
RX_PCS_PLD_II	F_ 0P-C S_SIDE_BLO	C M<u>u</u>s EL		default	TODO
			 default 		
			• pcs8g		
RX_PCS_PLD_S	IDDE2_DATA_SRC	Mux		pld	TODO
			• pld		
			• b_hip		
RX_PCS_PMA_I	F0-2	Mux		default	TODO
			• default		
			• pcs8g		
DW DGG DM :	EOOM IXOLED OF			1.1	TODO
KX_PCS_PMA_l	F <u>0</u> €ZLKSLIP_SEL	Mux	1.1	pld	TODO
			• pld		
			-11		
			slip_pcs8g		
TV DCC DID C	IDE2DATA_SRC	Mux		pld	TODO
IA_FCS_FLD_S	IDEZDATA_SKC	IVIUX	• pld	più	וטטט
			• b_hip		
			- o_mp		
TX_PCS_PMA_I	EUBI OCK SEI	Mux		default	TODO
IA_ICS_FMA_I	I WELVER_SEL	IVIUA	default	GCIauit	1000
			• pcs8g		
			Pesog		

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
PMAAUX_L0_CAL_CLK			DCMUX	p	TODO
PMAAUX_L0_CAL_CLK			GOUT	p	TODO
PMAAUX_L0_CAL_PDB			GOUT	p	TODO
PMAAUX_L0_ZRX_TX_50		0-4	GIN	i	TODO
PMA_C_CRU_RSTN	0-11		GOUT	p	TODO
PMA_C_EARLY_EIOS	0-11		GOUT	p	TODO

Table 11 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
PMA_C_LTD	0-11	1 011 0110	GOUT	р	TODO
PMA_C_LTR	0-11		GOUT	p	TODO
PMA_C_PCIE_SWITCH	0-11		GOUT	p	TODO
PMA C PCIE SW DONE	0-11		GIN	i	TODO
PMA_C_PFDMODE_LOCK	0-11		GIN	i	TODO
PMA_C_RS_LPBK	0-11		GOUT	p	TODO
PMA_C_RXPLL_LOCK	0-11		GIN	i	TODO
PMA C RX DETECT VALID	0-11		GIN	i	TODO
PMA_C_RX_FOUND	0-11		GIN	i	TODO
PMA_C_SIGDET	0-11		GIN	i	TODO
PMA_C_TXDETECTRX	0-11		GOUT		TODO
PMA_C_TXPMA_RSTN	0-11		GOUT	p	TODO
PMA_C_TX_ELEC_IDLE	0-11		GOUT	p	TODO
PMA_PLDCLK	0-11		DCMUX	p	TODO
PMA_PMA_RESERVED_IN	0-11	0-1	GOUT	p	TODO
PMA_RX_DET_CLK	0-11	0-1	GOUT	p	TODO
SMRT_PACK_AVMM_BYTE_EN	0-11	0-1	GOUT	p	TODO
SMRT_PACK_AVMM_CLK	0-3	0-1		p	TODO
			DCMUX	p	
SMRT_PACK_AVMM_READ	0-3	0.15	GOUT	p	TODO
SMRT_PACK_AVMM_READDATA	0-3	0-15	GIN	i	TODO
SMRT_PACK_AVMM_REG_ADDR	0-3	0-10	GOUT	p	TODO
SMRT_PACK_AVMM_RESERVED_IN	0-3		GOUT	p	TODO
SMRT_PACK_AVMM_RESERVED_OUT	0-3		GIN	i	TODO
SMRT_PACK_AVMM_RST_N	0-3		GOUT	p	TODO
SMRT_PACK_AVMM_WRITE	0-3		GOUT	p	TODO
SMRT_PACK_AVMM_WRITEDATA	0-3	0-15	GOUT	p	TODO
SMRT_PACK_DPRIO_REFCLK_DIG	0-3		DCMUX	p	TODO
SMRT_PACK_DPRIO_SCAN_MODE_N	0-3		GOUT	p	TODO
SMRT_PACK_DPRIO_SCAN_SHIFT_N	0-3		GOUT	p	TODO
SMRT_PACK_INTERFACE_SEL	0-3		GOUT	p	TODO
SMRT_PACK_PLD_8G_A1A2_K1K2_FLAG	0-11	0-3	GIN	i	TODO
SMRT_PACK_PLD_8G_A1A2_SIZE	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_ALIGN_STATUS	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BISTDONE	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BISTERR	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BITLOC_REV_EN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_BITSLIP	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_BYTEORD_FLAG	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BYTE_REV_EN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_BYTORDPLD	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_CMPFIFOURST_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_EMPTY_RMF	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_EMPTY_RX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_EMPTY_TX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_ENCDT	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_FULL_RMF	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_FULL_RX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_FULL_TX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_PHFIFOURST_RX_N	0-11		GOUT	p	TODO
		1	I .	1.*	1

Table 11 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
SMRT_PACK_PLD_8G_PHFIFOURST_TX_N	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_PHYSTATUS	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_PLD_RX_CLK	0-11		DCMUX	p	TODO
SMRT PACK PLD 8G PLD TX CLK	0-11		DCMUX	p	TODO
SMRT PACK PLD 8G POLINV RX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_POLINV_TX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_POWERDOWN	0-11	0-1	GOUT	p	TODO
SMRT_PACK_PLD_8G_PRBS_CID_EN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RDDISABLE_TX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RDENABLE_RMF	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RDENABLE_RX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_REFCLK_DIG	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_8G_REFCLK_DIG2	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_8G_REV_LOOPBK	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RLV_LT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RXELECIDLE	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RXPOLARITY	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RXSTATUS	0-11	0-2	GIN	i	TODO
SMRT_PACK_PLD_8G_RXURSTPCS_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RXVALID	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RX_CLK_OUT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RX_DATA_VALID	0-11	0-3	GIN	i	TODO
SMRT_PACK_PLD_8G_SIGNAL_DETECT_OUT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_TXDEEMPH	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_TXDETECTRXLOOPBACK	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TXELECIDLE	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TXMARGIN	0-11	0-2	GOUT	p	TODO
SMRT_PACK_PLD_8G_TXSWING	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TXURSTPCS_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TX_BOUNDARY_SEL	0-11	0-4	GOUT	p	TODO
SMRT_PACK_PLD_8G_TX_CLK_OUT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_TX_DATA_VALID	0-11	0-3	GOUT	p	TODO
SMRT_PACK_PLD_8G_WA_BOUNDARY	0-11	0-4	GIN	i	TODO
SMRT_PACK_PLD_8G_WRDISABLE_RX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_WRENABLE_RMF	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_WRENABLE_TX	0-11		GOUT	р	TODO
SMRT_PACK_PLD_AGG_REFCLK_DIG	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_CLKLOW	0-11		GIN	i	TODO
SMRT_PACK_PLD_EIDLEINFERSEL	0-11	0-2	GOUT	p	TODO
SMRT_PACK_PLD_FREF	0-11		GIN	i	TODO
SMRT_PACK_PLD_LTR	0-11		GOUT	p	TODO
SMRT_PACK_PLD_PARTIAL_RECONFIG_IN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_PCS_PMA_IF_REFCLK_DIG	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_RATE	0-11		GOUT	p	TODO
SMRT_PACK_PLD_RESERVED_IN	0-11	0-11	GOUT	p	TODO
SMRT_PACK_PLD_RESERVED_OUT	0-11	0-10	GIN	i	TODO
SMRT_PACK_PLD_RXPMA_RSTB_IN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_RX_CLK_SLIP_IN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_RX_DATA	0-11	0-63	GIN	i	TODO

Table 11 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
SMRT_PACK_PLD_SCAN_MODE_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_SCAN_SHIFT_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_SYNC_SM_EN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_TEST_DATA	0-11	0-19	GIN	i	TODO
SMRT_PACK_PLD_TX_DATA	0-11	0-43	GOUT	p	TODO
SMRT_PACK_SER_SHIFT_LOAD	0-3		GOUT	p	TODO
SMRT_PACK_TESTBUS	0-11	0-7	GIN	i	TODO
SMRT_PACK_TESTSEL	0-11	0-3	GOUT	p	TODO

Port Name	Instance	Port bits	Dir	Remote port	Do
DATAIN	0-11		<	GPIO:COMBOUT	ТО
DATAOUT	0-11		>	GPIO:DATAOUT	TO
PMAAUX_L0_ATBOUTBIDIROUT	0-1		>	CTRL:ATBOUT	TO
PMA_C_PCLK	0-23		>	CMUXP:CLKIN	TO
PMA_FBCLK_FFPLL	0-3		>	FPLL:FBCLK_FPLL0	TO
PMA_FFPLL_CLK	0-3		<	FPLL:DPACLK0_I	TO
PMA_FFPLL_CLKB	0-3		<	FPLL:DPACLK0_I	TO
PMA_FFPLL_REF_IQCLK	0-3		<	FPLL:FPLL0_REF_IQCLK	TO
PMA_IQTXRXCLK_FFPLL	0-3		>	FPLL:IQTXRXCLK_FPLL0	TO
PMA_IQTXRXCLK_PLD	0-3	0-3	>	CMUXCR:ICLK	TO
PMA_IQTXRXCLK_PLD	0-2	0-3	>	CMUXHG:ICLK	TO
PMA_IQTXRXCLK_PLD	0-2	0-3	>	CMUXHR:ICLK	TO
PMA_REF_IQCLK_OUT	0-3	0-3	>	CMUXCR:ICLK	TO
PMA_REF_IQCLK_OUT	0-2	0-3	>	CMUXHG:ICLK	ТО
PMA_REF_IQCLK_OUT	0-2	0-3	>	CMUXHR:ICLK	ТО
PMA_REF_IQCLK_OUT	0-3	0	>	FPLL:REFCLK_FPLL0	TO
PMA_REF_IQCLK_OUT_MUXED	0-3		>	FPLL:REF_IQCLK_FPLL0	TO
PMA_RX_IQCLK_OUT	0-3	0-3	>	CMUXCR:ICLK	ТО
PMA_RX_IQCLK_OUT	0-2	0-3	>	CMUXHG:ICLK	ТО
PMA_RX_IQCLK_OUT	0-2	0-3	>	CMUXHR:ICLK	TO
PMA_RX_IQCLK_OUT_MUXED	0-3		>	FPLL:RX_IQCLK_FPLL0	ТО
REFCLKIN	0-11		<	GPIO:COMBOUT	ТО
SMRT_PACK_HIP_EIDLE_INFER_SEL	0-3, 5-9	0-2	<	HIP:EIDLEINFERSEL	TO
SMRT_PACK_HIP_FREF_CLK	0-9		>	HIP:FREFCLK	TO
SMRT_PACK_HIP_FREF_CLK2	3, 7		>	HIP:FREFCLK	TO
SMRT_PACK_HIP_PCLK_C	0-2, 5-8		>	HIP:PCLKCH	TO
SMRT_PACK_HIP_PHYSTATUS	0-3, 5-9		>	HIP:PHYSTATUS	TO
SMRT_PACK_HIP_PLL_FIXED_CLK_C	0-2, 5-8		>	HIP:PLLFIXEDCLK	TO
SMRT_PACK_HIP_POWERDOWN	0-3, 5-9	0-1	<	HIP:POWERDOWN	TO
SMRT_PACK_HIP_RATE	0-9		<	HIP:RATE	TO
SMRT_PACK_HIP_RATE2	3, 7		<	HIP:RATE	TO
SMRT_PACK_HIP_RXELECIDLE	0-3, 5-9		>	HIP:RXELECIDLE	TO
SMRT_PACK_HIP_RXFREQLOCKED	0-3, 5-9		>	HIP:RXFREQLOCKED	TO
SMRT_PACK_HIP_RXPOLARITY	0-3, 5-9		<	HIP:RXPOLARITY	ТО
SMRT_PACK_HIP_RXSTATUS	0-3, 5-9	0-2	>	HIP:RXSTATUS	ТО
SMRT_PACK_HIP_RXVALID	0-3, 5-9		>	HIP:RXVALID	ТО
SMRT_PACK_HIP_RX_DATA	0-3, 5-9	0-7	>	HIP:RXDATA	TO
SMRT_PACK_HIP_RX_DATAK	0-3, 5-9		>	HIP:RXDATAK	ТО

continues of

Table 12 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Do
SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK	0-9		>	HIP:RXFREQTXCMUPLLLOCK	TO
SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK2	3, 7		>	HIP:RXFREQTXCMUPLLLOCK	TO
SMRT_PACK_HIP_RX_PCS_RST2_N	3, 7		<	HIP:RXPCSRSTN	TO
SMRT_PACK_HIP_RX_PCS_RST_N	0-9		<	HIP:RXPCSRSTN	TO
SMRT_PACK_HIP_RX_PLL_PHASE_LOCK	0-9		>	HIP:RXPLLPHASELOCK	TO
SMRT_PACK_HIP_RX_PLL_PHASE_LOCK2	3, 7		>	HIP:RXPLLPHASELOCK	TO
SMRT_PACK_HIP_RX_PMA_RST2B	3, 7		<	HIP:RXPMARSTB	TO
SMRT_PACK_HIP_RX_PMA_RSTB	0-9		<	HIP:RXPMARSTB	TO
SMRT_PACK_HIP_TXCOMPL	0-3, 5-9		<	HIP:TXCOMPL	TO
SMRT_PACK_HIP_TXDATA	0-3, 5-9	0-7	<	HIP:TXDATA	TO
SMRT_PACK_HIP_TXDATAK	0-3, 5-9		<	HIP:TXDATAK	TO
SMRT_PACK_HIP_TXDETECTRX	0-3, 5-9		<	HIP:TXDETECTRX	TO
SMRT_PACK_HIP_TXELECIDLE	0-3, 5-9		<	HIP:TXELECIDLE	TO
SMRT_PACK_HIP_TX_DEEMPH	0-3, 5-9		<	HIP:TXDEEMPH	TO
SMRT_PACK_HIP_TX_MARGIN	0-3, 5-9	0-2	<	HIP:TXMARGIN	TO
SMRT_PACK_HIP_TX_PCS_RST2_N	3, 7		<	HIP:TXPCSRSTN	TO
SMRT_PACK_HIP_TX_PCS_RST_N	0-9		<	HIP:TXPCSRSTN	TO
SMRT_PACK_HIP_TX_SWING	0-3, 5-9		<	HIP:TXSWING	TO
SMRT_PACK_PLD_8G_RX_CLK_OUT	0-11		>	CMUXP:CLKIN	TO
SMRT_PACK_PLD_8G_TX_CLK_OUT	0-11		>	CMUXP:CLKIN	TO

2.4.7 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

Name	Instance	Type	Values	Default	Documenta-
					tion
BIST_MEMORY	_SETTINGS_DATA	Ram	75 bits	0	TODO
BRIDGE_66MHZ	CAP	Bool	t/f	f	TODO
BR_RCB		Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BY-		Bool	t/f	f	TODO
PASS_CLK_SWI	TCH				
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_REL	ATION	Mux		plesiochronous	TODO
			• ple-		
			siochronous		
			•		
			mesochrono		
CDC_DUMMY_	NSERT_LIMIT_D	A RA m	0-f	0	TODO

Table 13 – continued from previous page

			d from previous pa		
Name	Instance	Type	Values	Default	Documenta-
					tion
CORE_CLK_DISA	ABLE_CLK_SWI	T CN/Hux		core_clk_out	TODO
			•		
			core_clk_ou	µt .	
			• pld_clk		
			F ===		
CORE_CLK_DIVI	DER	Num		4	TODO
CORL_CLK_DIVI	DLK	Nulli	• 1-2	T	TODO
			• 4		
			• 8		
			• 16		
CORE_CLK_OUT	_SEL	Mux		div_1	TODO
			• div_1		
			• div_2		
CORE_CLK_SEL		Mux		core_clk_out	TODO
CONL_CLK_SEIL		IVIUA		COIC_CIK_OUT	1000
			0011.		
			core_clk_oi	at .	
			• pld_clk		
CORE_CLK_SOU	RCE	Mux		pll_fixed_clk	TODO
			•		
			pll_fixed_cl	k	
			•		
			core_clk_in		
			• pclk_in		
			pen_m		
CVP_CLK_RESET	Γ	Bool	t/f	f	TODO
CVP_DATA_COM		Bool	t/f	f	TODO
CVP_DATA_ENC		Bool	t/f	f	TODO
CVP_ISOLATION		Bool	t/f	f	TODO
CVP_MODE_RES		Bool	t/f	f	TODO
	LI		U1		
CVP_RATE_SEL		Mux	0.11	full_rate	TODO
			• full_rate		
			half_rate		
DE-		Ram	00-1f	0	TODO
VICE_NUMBER_	DATA				
DEVSELTIM		Mux		fast_devsel_decod	in E ODO
					<i>S</i>
			fast_devsel_	decoding	
			Tast_ucvset_	decounig	
			ma = 4: 1 -		
			meaium_de	vsel_decoding	
			•		
			slow_devse	l_decoding	
DIS-		Bool	t/f	f	TODO
ABLE_AUTO_CR	S				
		1	1	I.	las an navt naga

Table 13 – continued from previous page

Table 13 – continued from previous page								
Name	Instance	Туре	Values	Default	Documenta- tion			
DIS- ABLE_CLK_SW	ITCH	Bool	t/f	f	TODO			
DIS- ABLE_LINK_X2		Bool	t/f	f	TODO			
DIS- ABLE_TAG_CHI		Bool	t/f	f	TODO			
EI_DELAY_POW	ERDOWN_COUN	T <u>R</u> DATA	00-ff	0	TODO			
EN-		Bool	t/f	f	TODO			
ABLE_ADAPTE	R_HALF_RATE_M	IODE						
EN-		Mux		pclk_ch0	TODO			
ABLE_CH01_PC	LK_OUT		pclk_ch0pclk_ch1	1 -				
EN- ABLE_CH0_PCI	K_OUT	Mux	pclk_centra pclk_ch01	pclk_central	TODO			
EN- ABLE_RX_BUF	FER_CHECKING	Bool	t/f	f	TODO			
EN- ABLE_RX_REO	RDERING	Bool	t/f	f	TODO			
FASTB2BCAP		Bool	t/f	f	TODO			
FC_INIT_TIMER		Ram	000-7ff	0	TODO			
FLOW_CONTRO	L_TIMEOUT_CO	J RT mDATA	00-ff	0	TODO			
FLOW_CONTRO	L_UPDATE_COU	N T R <u>a</u> ENATA	00-1f	0	TODO			
GEN12_LANE_F	ATE_MODE	Mux	• gen1 • gen1_gen2	gen1	TODO			
HARD_RESET_I	BYPASS	Bool	t/f	f	TODO			
IEI_ENABLE_SE		Mux	• disabled • dis- able_iei_log • gen2_infei_ • gen2_infei_ • gen2_infei_		TODO			
JTAG_ID_DATA		Ram	128 bits	0	TODO			
L01_ENTRY_LA	TENCY_DATA	Ram	00-1f	0	TODO			

Table 13 – continued from previous page

Nicos			irom previous pa	•	
Name	Instance	Type	Values	Default	Documenta- tion
LANE_MASK		Mux		x8	TODO
			• x8		
			• x1		
			• x2		
			• x4		
LAT-		Ram	00-7f	0	TODO
TIM_RO_DATA					
MDIO_CB_OPBI	T_ENABLE	Bool	t/f	f	TODO
MEMWRINV		Mux		ro	TODO
			• ro		
			• rw		
MILLISEC-		Ram	20 bits	0	TODO
OND_CYCLE_C					
MULTI_FUNCTI	ON	Num		1	TODO
			• 1-8		
NA-		Bool	t/f	f	TODO
	THRU_ENHANCE				
PCIE_MODE		Mux		ep_native	TODO
			ep_native		
			ep_legacy		
			• rp		
			• sw_up		
			• sw_dn		
			• bridge		
			•	1-	
			switch_mod	ie	
			-11	1-	
			shared_mod	ie	
PCIE_SPEC_1P0	COMPLIANCE	Mux		spec_1p0a	TODO
rCIE_SPEC_IPU	LCOMPLIANCE	IVIUX	•	spec_1p0a	1000
			enac Info		
			spec_1p0a • spec_1p1		
			- spec_1p1		
PCLK_OUT_SEL		Mux		core_clk_en	TODO
I CLIL_OUI_BEL	[IVIUA	•	COIC_CIK_CII	
			core_clk_er		
			• pclk_out		
			Poik_out		
PIPEX1_DEBUG	SEL	Bool	t/f	f	TODO
PLNIOTRI_GAT		Bool	t/f	f	TODO
PORT_LINK_NU		Ram	00-ff	0	TODO
REGIS-		Bool	t/f	f	TODO
TER_PIPE_SIGN	ALS	_ 001		=	
	LAST_ACTIVE_	AIRADRESS DATA	00-ff	0	TODO
	R_MEMORY_SETT		0000-ffff	0	TODO
ETTEL			2000 1111		les on nevt page

Table 13 – continued from previous page

			d from previous pa		
Name	Instance	Type	Values	Default	Documenta-
					tion
RSTC-		Ram	20 bits	0	TODO
TRL_1MS_COUN	IT FREF CLK V	ALUE			
RSTC-		Ram	20 bits	0	TODO
TRL_1US_COUN	T FREE CIK VA		20 010		1000
RSTC-	I_I'KEI'_CLK_V		t/f	f	TODO
		Bool	l VI	1	TODO
TRL_ALTPE2_CR	RST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_RS	ST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_SR	ST N INV				
RSTC-		Bool	t/f	f	TODO
TRL_DEBUG_EN	ī	Bool		•	1020
	•	D 1	410	C	TODO
RSTC-	CONTRACTOR OF THE PARTY OF THE	Bool	t/f	f	TODO
TRL_FORCE_IN	ACTIVE_RST				
RSTC-		Mux		disabled	TODO
TRL_FREF_CLK_	_SELECT		 disabled 		
			• ch0_sel		
			• ch1_sel		
			• ch2_sel		
			• ch3_sel		
			• ch4_sel		
			• ch5_sel		
			• ch6_sel		
			• ch7_sel		
			• ch8_sel		
			• ch9_sel		
			• ch10_sel		
			• ch11_sel		
RSTC-		Mux		hard_rst_ctl	TODO
TRL_HARD_BLC	OCK ENABLE		•		
112_11110_550			hard_rst_ctl		
			11414_151_C11		
			pld_rst_ctl		
RSTC-		Mux		hip_not_ep	TODO
TRL_HIP_EP			•		
			hip_not_ep		
			• hip_ep		
			IIIP_cp		
DOTO		D1	416	ſ	TODO
RSTC-		Bool	t/f	f	TODO
TRL_LTSSM_DIS	SABLE				
RSTC-		Mux		disabled	TODO
TRL_MASK_TX	PLL LOCK SELI	ECT	 disabled 		
			• ch1_sel		
			• ch4_sel		
			C114_8C1		
			•		
			ch4_10_sel		
					ios on novt nago

Table 13 – continued from previous page

Name	Instance	bie 13 – continue	Values	Default	Documenta-
Name	Instance	Туре	values	Delault	tion
DOTO				1: 11 1	
RSTC-	DOME GELECIE	Mux	1. 1. 1	disabled	TODO
TRL_OFF_CAL	DONE_SELECT		 disabled 		
			• ch0_out		
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch0123_56	78 out	
			_	_	
RSTC-		Mux		disabled	TODO
TRL_OFF_CAL	EN SELECT	IVIUX	disabled	disubica	TODO
TRE_OTT_CAL	_LIV_SELECT		• ch0_out		
			• ch01_out		
			1.0122		
			ch0123_out		
			•		
			ch0123_56	78_out	
RSTC-		Mux		perstn_pin	TODO
TRL_PERSTN_S	SELECT		• per-		
			stn_pin		
			• per-		
			stn_pld		
			stri_pra		
RSTC-		Mux		level	TODO
TRL_PERST_EN	JARIE	Mux	• level	lever	TODO
IKL_IEKSI_EI	ADLL				
			• neg_edge		
RSTC-		Bool	t/f	f	TODO
		DOOL	V1	1	1000
TRL_PLD_CLR		D 1	. 10	C	TODO
RSTC-		Bool	t/f	f	TODO
TRL_RX_PCS_F	RST_N_INV				
RSTC-		Mux		disabled	TODO
TRL_RX_PCS_F	RST_N_SELECT		 disabled 		
			• ch0_out		
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch0123456	78 out	
			• 5110123 730]	
			ch0123456	78 10 out	
			010123430	10_10_0ut	
					1

Table 13 – continued from previous page

		ble 13 – continue			_
Name	Instance	Туре	Values	Default	Documenta-
7.000					tion
RSTC- TRL_RX_PLL_I	REQ_LOCK_SEL	Mux ECT	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_56' • ch0123_phs • ch01_phs_se	78_phs_sel s_sel el	TODO
RSTC- TRL_RX_PLL_I	OCK_SELECT	Mux	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_56	disabled 78_sel	TODO
RSTC- TRL_RX_PMA_	RSTB_CMU_SELI	Mux ECT	• disabled • ch1cmu_sel • ch4cmu_sel • ch4_10cmu		TODO
RSTC- TRL_RX_PMA_	RSTB_INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PMA_	RSTB_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123456	78_out	TODO

Table 13 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_A_	ТҮРЕ	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_A_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_B_		Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_B_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_C_		Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_C_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_D_	ТҮРЕ	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_D_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_E_		Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_E_	VALUE	Ram	00-ff	0	TODO

Table 13 – continued from previous page

Name Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_F_TYPE	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_F_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_G_TYPE	Mux	 disabled milli_secs mi- cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_G_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_H_TYPE	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_H_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_I_TYPE	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_I_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_J_TYPE	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_J_VALUE	Ram	00-ff	0	TODO

Table 13 – continued from previous page

Name RSTC-		_	a irom previous pa		·
DCTC	Instance	Type	Values	Default	Documenta- tion
KSIC-		Mux		disabled	TODO
TRL_TX_CMU_P	LL_LOCK_SELE		disabledch1_selch4_selch4_10_sel		
RSTC- TRL_TX_LC_PLL	_LOCK_SELECT	Mux	disabledch1_selch7_sel	disabled	TODO
RSTC-		Mux		disabled	TODO
TRL_TX_LC_PLL	_RSTB_SELECT		disabledch1_outch7_out		
RSTC- TRL_TX_PCS_RS	T N INV	Bool	t/f	f	TODO
RSTC-	1 _11 _11 V	Mux		disabled	TODO
TRL_TX_PCS_RS	T_N_SELECT		 disabled ch0_out ch01_out ch0123_out ch01234567 ch01234567 	78_out 78_10_out	
RSTC- TRL_TX_PMA_R	STB_INV	Bool	t/f	f	TODO
RSTC- TRL_TX_PMA_\$Y		Bool	t/f	f	TODO
RSTC- TRL_TX_PMA_SY		Mux	disabledch1_outch4_outch4_10_out	disabled	TODO
1		Ram	20 bits	0	TODO
RXFRE- OLK CNT DATA		Bool	t/f	f	TODO
QLK_CNT_DATA RXFRE-		Bool			
QLK_CNT_DATA RXFRE- QLK_CNT_EN	T FULL DATA		0-f	0	TODO
QLK_CNT_DATA RXFRE- QLK_CNT_EN RX_CDC_ALMOS		Ram	0-f 00-ff		TODO TODO
QLK_CNT_DATA RXFRE- QLK_CNT_EN	_IDL_DATA	Ram Ram	0-f 00-ff 000-3ff	0 0	TODO TODO TODO

Table 13 – continued from previous page

	Table 13 – continued from previous page							
Name	Instance	Туре	Values	Default	Documenta-			
					tion			
	ED_DPRAM_MAX		000-3ff	0	TODO			
RX_PTR0_POST	ED_DPRAM_MIN	IRA ifiA	000-3ff	0	TODO			
SIN-		Ram	0-f	0	TODO			
GLE_RX_DETE	CT_DATA							
SKP_INSERTIO	N_CONTROL	Bool	t/f	f	TODO			
	ULE_COUNT_DA	T R am	000-7ff	0	TODO			
SLOT-		Mux		dy-	TODO			
CLK_CFG			• dy-	namic_slotclkcfg				
_			namic_slote					
			•	C				
			static_slotcl	kcfgoff				
			•					
			static_slotcl	kcfgon				
SLOT REGISTE	R EN	Bool	t/f	f	TODO			
TEST-		Bool	t/f	f	TODO			
MODE_CONTRO	DL							
	ST_FULL_DATA	Ram	0-f	0	TODO			
TX L0S ADJUS		Bool	t/f	f	TODO			
TX_SWING_DA		Ram	00-ff	0	TODO			
USER_ID_DATA		Ram	0000-ffff	0	TODO			
USE_CRC_FORV		Bool	t/f	f	TODO			
VC0 CLK ENAI		Bool	t/f	f	TODO			
	R_MEMORY_SET		0000-ffff	0	TODO			
	CTRL_COMPL_D		000-fff	0	TODO			
	CTRL_COMPL_H		00-ff	0	TODO			
	CTRL_NONPOST		00-ff	0	TODO			
	CTRL_NONPOST		TAO-ff	0	TODO			
	CTRL_POSTED_I		000-fff	0	TODO			
	CTRL_POSTED_I		00-ff	0	TODO			
VC1_CLK_ENAI		Bool	t/f	f	TODO			
VC_ENABLE		Bool	t/f	f	TODO			
VSEC_CAP_DAT	TA	Ram	0-f	0	TODO			
VSEC ID DATA		Ram	0000-ffff	0	TODO			
ASPM_OPTION		Bool	t/f	f	TODO			
BAR0_64BIT_M		Bool	t/f	f	TODO			
BAR0_IO_SPAC		Bool	t/f	f	TODO			
BAR0_PREFETO		Bool	t/f	f	TODO			
BARO SIZE MA		Ram	28 bits	0	TODO			
BAR1 64BIT M	_	Mux		disabled	TODO			
D11111_0 1D11_11		111011	 disabled 	G154610G	1020			
			• enabled					
			• all_one					
BAR1 IO SPAC	E 0-7	Bool	t/f	f	TODO			
BAR1_PREFETO		Bool	t/f	f	TODO			
BAR1_SIZE_MA		Ram	28 bits	0	TODO			
BAR2_64BIT_M	_	Bool	t/f	f	TODO			
BAR2_IO_SPAC		Bool	t/f	f	TODO			
	T ~ '	2001	w.±	-	1000			

Table 13 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
BAR2 PREFETC	HDATBLE	Bool	t/f	f	TODO
BAR2_SIZE_MA		Ram	28 bits	0	TODO
BAR3_64BIT_MI		Mux	disabledenabledall_one	disabled	TODO
BAR3_IO_SPACE	E 0-7	Bool	t/f	f	TODO
BAR3_PREFETC	HOATBLE	Bool	t/f	f	TODO
BAR3_SIZE_MA	S K- 7DATA	Ram	28 bits	0	TODO
BAR4_64BIT_MI	ENNE7SPACE	Bool	t/f	f	TODO
BAR4_IO_SPACE	E 0-7	Bool	t/f	f	TODO
BAR4_PREFETC		Bool	t/f	f	TODO
BAR4_SIZE_MA	S K- 7DATA	Ram	28 bits	0	TODO
BAR5_64BIT_MI	EMESPACE	Mux	disabledenabledall_one	disabled	TODO
BAR5_IO_SPACE	E 0-7	Bool	t/f	f	TODO
BAR5_PREFETC		Bool	t/f	f	TODO
BAR5_SIZE_MA	S K - <u>7</u> DATA	Ram	28 bits	0	TODO
BRIDGE_PORT_	SØID_SUPPORT	Bool	t/f	f	TODO
BRIDGE_PORT_	VOGA_ENABLE	Bool	t/f	f	TODO
CLASS_CODE_I	AOFTA	Ram	24 bits	0	TODO
COMPLE- TION_TIMEOUT	0-7	Mux	 cmpl_a cmpl_abc cmpl_abcd cmpl_b cmpl_bc cmpl_bcd disabled 	cmpl_a	TODO
D0_PME	0-7	Bool	t/f	f	TODO
D1_PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2_PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME	0-7	Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHA- SIS_ENABLE	0-7	Bool	t/f	f	TODO
DE- VICE_ID_DATA	0-7	Ram	0000-ffff	0	TODO
DE- VICE_SPECIFIC	0-7 INIT	Bool	t/f	f	TODO

Table 13 – continued from previous page

	Table 13 – continued from previous page							
Name	Instance	Туре	Values	Default	Documenta- tion			
DIFF-	0-7	Ram	00-ff	0	TODO			
CLOCK_NFTS_0	COUNT DATA							
DIS-	0-7	Bool	t/f	f	TODO			
ABLE_SNOOP_I								
	EPORT_SUPPOR	T Bool	t/f	f	TODO			
ECRC_CHECK_	CA)PABLE	Bool	t/f	f	TODO			
ECRC_GEN_CA	PAOBILE	Bool	t/f	f	TODO			
	F 10 87_COUNT_DA	TARam	0-f	0	TODO			
ELEC-	0-7	Bool	t/f	f	TODO			
TROMECH_INT	ERLOCK							
EN-	0-7	Bool	t/f	f	TODO			
ABLE COMPLE	TION_TIMEOUT_	DISABLE						
EN-	0-7	Bool	t/f	f	TODO			
	N_MSIX_SUPPO							
EN-	0-7	Bool	t/f	f	TODO			
ABLE_LOS_ASP								
EN-	0-7	Bool	t/f	f	TODO			
ABLE_L1_ASPN	1	2001		•	1020			
END-	0-7	Ram	0-7	0	TODO			
POINT_L0_LAT		111111		v	1020			
END-	0-7	Ram	0-7	0	TODO			
POINT_L1_LAT				•				
EXPAN-	0-7	Ram	32 bits	0	TODO			
	DRESS_REGISTE			v	1020			
EX-	0-7	Bool	t/f	f	TODO			
TEND_TAG_FIE	LD	2001		•	1020			
FLR_CAPABILI		Bool	t/f	f	TODO			
	CO&ZNFTS_COUN		00-ff	0	TODO			
	OCK_NFTS_COU		00-ff	0	TODO			
HOT_PLUG_SU		Ram	00-7f	0	TODO			
INDICA-	0-7	Ram	0-7	0	TODO			
TOR_DATA		111111		v	1020			
IN-	0-7	Bool	t/f	f	TODO			
TEL_ID_ACCES								
INTER-	0-7	Mux		disabled	TODO			
RUPT_PIN			• disabled					
11011_111			• inta					
			• intb					
			• intc					
			• intd					
			IIIG					
IO_WINDOW_A	DOR WIDTH	Mux		disabled	TODO			
			disabled					
			• win-					
			dow_16_bit					
			• win-					
			dow_32_bit					
LO EXIT LATE	NO¥7_DIFFCLOCK	RA ffiA	0-7	0	TODO			
	TO II_DII I CLOCI		, , , , , , , , , , , , , , , , , , ,		loc on poyt page			

78

Table 13 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
	NOY7_SAMECLOC	_	0-7	0	TODO
	NOY7_DIFFCLOCK		0-7	0	TODO
	VOY7_SAMECLOC	K <u>R</u> DANTA	0-7	0	TODO
L2_ASYNC_LOC		Bool	t/f	f	TODO
LOW_PRIORITY	_0/-7	Bool	t/f	f	TODO
MAXI-	0-7	Ram	0-7	0	TODO
MUM_CURREN	Γ_DATA				
MAX_LINK_WI	D'OHT	Mux	 disabled x4 x2 x1 x8 	disabled	TODO
MAX_PAYLOAD	OSIZE	Num	• 128 • 256 • 512	128	TODO
MSIX_PBA_BIR	IDA7TA	Ram	0-7	0	TODO
MSIX_PBA_OFF	SE-77_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_B	I R-7 DATA	Ram	0-7	0	TODO
MSIX_TABLE_C	FFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_S	IZOE7_DATA	Ram	000-7ff	0	TODO
MSI_64BIT_ADI	ROESSING_CAPAI	BIE Evol	t/f	f	TODO
MSI_MASKING	COATPABLE	Bool	t/f	f	TODO
MSI_MULTI_ME	SSAGE_CAPABLI	E Num	• 1-2 • 4 • 8 • 16 • 32	1	TODO
MSI_SUPPORT	0-7	Bool	t/f	f	TODO
NO_COMMAND	_COMPLETED	Bool	t/f	f	TODO
NO_SOFT_RESE	T0-7	Bool	t/f	f	TODO
PCIE_SPEC_VER		Num	• 0-2	0	TODO

Table 13 – continued from previous page

Name	Instance		Values	Default	Documenta-
Name	IIIStatice	Туре	values	Delault	tion
DODE	0.7	3.6			
PORT-	0-7	Mux		ep_native	TODO
TYPE_FUNC			• ep_native		
			 ep_legacy 		
			• rp		
			• sw_up		
			• sw_dn		
			 bridge 		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
PREFETCH-	0-7	Num		0	TODO
	INDOW_ADDR_W		• 0		1020
ADEL_WEW_W	INDOW_NDDR_W	1111	• 32		
			• 64		
			04		
REVI-	0-7	Ram	00-ff	0	TODO
SION_ID_DATA		Rum	00 11		TODO
	ERRØR_REPORTIN	J/B ool	t/f	f	TODO
RX EI LOS	0-7	Bool	t/f	f	TODO
SAME-	0-7	Ram	00-ff	0	TODO
CLOCK_NFTS_		Rum	00 11	o o	TODO
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_		Ram	00-ff	0	TODO
SLOT_POWER_	\$COATLE_DATA	Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_DEVICE_	ID_DATA_0				
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_VENDOR	_ID_DATA_0				
SUR-	0-7	Bool	t/f	f	TODO
	ERROR_SUPPORT				
USE_AER	0-7	Bool	t/f	f	TODO
VC_ARBITRAT		Bool	t/f	f	TODO
VEN-	0-7	Ram	0000-ffff	0	TODO
DOR_ID_DATA					
	ASE <u>5</u> ADDR_USER	_Ram	000-3ff	0	TODO
	S_ 0 :SR_CTRL_1	Bool	t/f	f	TODO
DFT_BROADCA		Bool	t/f	f	TODO
	DIS-5CSR_CTRL_1	Bool	t/f	f	TODO
POWER_ISOLA	TI ON _EN_1_DATA	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
AVMMADDRESS		0-9	GOUT	p	TODO
AVMMBYTEEN		0-1	GOUT	p	TODO
AVMMCLK			DCMUX	p	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
AVMMCLK	mstance	1 OIT DIES	GOUT		TODO
AVMMREAD			GOUT	p	TODO
AVMMREADDATA		0-15	GIN	p i	TODO
AVMMRSTN		0-13	GOUT	_	TODO
AVMMWRITE			GOUT	p	TODO
AVMMWRITEDATA		0-15	GOUT	p	TODO
BISTDONEARCV	0-1	0-13	GIN	p i	TODO
BISTDONEARPL	0-1		GIN		TODO
BISTDONEBRCV	0.1		GIN	i	TODO
	0-1			i	
BISTDONEBRPL			GIN	i	TODO
BISTENN			GOUT	p	TODO
BISTPASSRCV	0-1		GIN	i	TODO
BISTPASSRPL			GIN	i	TODO
BISTSCANENN			GOUT	p	TODO
BISTSCANIN			GOUT	p	TODO
BISTSCANOUTRCV	0-1		GIN	i	TODO
BISTSCANOUTRPL			GIN	i	TODO
BISTTESTENN			GOUT	p	TODO
CLRRXPATH			GIN	i	TODO
CORECLKIN			DCMUX	p	TODO
CORECLKIN			GOUT	p	TODO
CORECLKOUT			GIN	i	TODO
CORECRST			GOUT	p	TODO
COREPOR			GOUT	p	TODO
CORERST			GOUT	p	TODO
CORESRST			GOUT	р	TODO
CPLERR		0-6	GOUT	p	TODO
CPLERRFUNC		0-2	GOUT	p	TODO
CPLPENDING		0-7	GOUT	p	TODO
DBGPIPEX1RX		0-14	GOUT	p	TODO
DERRCOREXTRCV	0-1		GIN	i	TODO
DERRCOREXTRPL			GIN	i	TODO
DERRRPL			GIN	i	TODO
DLCOMCLKREG			GOUT	p	TODO
DLCTRLLINK2		0-12	GOUT	p	TODO
DLCURRENTSPEED		0-1	GIN	i	TODO
DLLTSSM		0-4	GIN	i	TODO
DLUPEXIT		-	GIN	i	TODO
DLVCCTRL		0-7	GOUT	p	TODO
DPRIOREFCLKDIG			DCMUX	p	TODO
DPRIOREFCLKDIG			GOUT	p	TODO
EV128NS			GIN	i	TODO
EVIUS			GIN	i	TODO
FLRRESET		0-7	GOUT		TODO
FLRSTS		0-7	GIN	p i	TODO
HIPEXTRACLKIN		0-7	DCMUX		TODO
HIPEXTRACLKIN		0-1	GOUT	p	TODO
HIPEXTRACLKOUT		0-1	GIN	p i	TODO
HIPEXTRACLROUT		0-1	GOUT		TODO
THEEATRAIN		0-29	0001	p	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
HIPEXTRAOUT		0-29	GIN	i	TODO
HIPPARTIALRECONFIGN			GOUT	p	TODO
HOTRSTEXIT			GIN	i	TODO
INTERFACESEL			GOUT	p	TODO
INTSTATUS		0-3	GIN	i	TODO
L2EXIT			GIN	i	TODO
LANEACT		0-3	GIN	i	TODO
LMIACK			GIN	i	TODO
LMIADDR		0-14	GOUT	p	TODO
LMIDIN		0-31	GOUT	p	TODO
LMIDOUT		0-31	GIN	i	TODO
LMIRDEN			GOUT	р	TODO
LMIWREN			GOUT	p	TODO
LTSSML0STATE			GIN	i	TODO
PCIERR		0-15	GOUT	p	TODO
PHYRST			GOUT	p	TODO
PHYSRST			GOUT	p	TODO
PLDCLK			DCMUX	p	TODO
PLDCLK			GOUT	p	TODO
PLDCLKINUSE			GIN	i	TODO
PLDCLRHIPN			GOUT	p	TODO
PLDCLRPCSHIPN			GOUT	p	TODO
PLDCLRPMAPCSHIPN			GOUT	p	TODO
PLDCOREREADY			GOUT	p	TODO
PLDPERSTN			GOUT	p	TODO
PLDRST			GOUT	p	TODO
PLDSRST			GOUT	p	TODO
PMODE		0-1	GOUT		TODO
R2CERREXT		0 1	GIN	p i	TODO
RESETSTATUS			GIN	i	TODO
RXBARDECFUNCNUMVC0		0-2	GIN	i	TODO
RXBARDECVC0		0-2	GIN	i	TODO
RXBEVC0	0-1	0-7	GIN	i	TODO
RXDATAVC0	0-1	0-63	GIN	i	TODO
RXEOPVC0	0-1	0-03	GIN	i	TODO
RXERRVC0	0-1		GIN	i	TODO
RXFIFOEMPTYVC0			GIN	i	TODO
RXFIFOFULLVC0			GIN	i	TODO
RXFIFORDPVC0	1	0-3	GIN	i	TODO
RXFIFORDPVC0 RXFIFOWRPVC0		0-3	GIN	i	TODO
RXMASKVC0		0-3	GOUT		TODO
RXREADYVC0			GOUT	p	TODO
RXSOPVC0	0-1		GIN	p i	TODO
	0-1				
RXVALIDVC0			GIN	i	TODO
SCANMODEN.			GOUT	p	TODO
SCANMODEN			GOUT	p	TODO
SERROUT			GIN	i	TODO
SERSHIFTLOAD			GOUT	p	TODO
SUCCESSFULSPEEDNEGOTIATIONINT			GIN	i	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
SWDNIN	motarios	0-2	GOUT	р	TODO
SWDNWAKE		0.2	GIN	i	TODO
SWUPHOTRST			GIN	i	TODO
SWUPIN		0-6	GOUT	p	TODO
TESTINHIP		0-39	GOUT	p	TODO
TESTOUTHIP		0-63	GIN	i	TODO
TLAERMSINUM		0-4	GOUT	p	TODO
TLAPPINTAACK		0 1	GIN	i	TODO
TLAPPINTAFUNCNUM		0-2	GOUT	p	TODO
TLAPPINTASTS		0.2	GOUT	p	TODO
TLAPPINTBACK			GIN	i	TODO
TLAPPINTBFUNCNUM		0-2	GOUT	p	TODO
TLAPPINTBSTS		0-2	GOUT		TODO
TLAPPINTCACK			GIN	p i	TODO
TLAPPINTCFUNCNUM		0-2	GOUT		TODO
TLAPPINTCSTS		0-2	GOUT	p	TODO
TLAPPINTDACK			GIN	p i	TODO
TLAPPINTDFUNCNUM		0-2	GOUT		TODO
TLAPPINTDSTS		0-2	GOUT	p	TODO
TLAPPMSIACK			GIN	p i	TODO
TLAPPMSIFUNC		0-2	GOUT	_	TODO
TLAPPMSINUM		0-2	GOUT	p	TODO
		0-4	GOUT	p	TODO
TLAPPMSIREQ		0.2		p	
TLAPPMSITC		0-2	GOUT	p	TODO
TLCFGADD		0-6	GIN	i	TODO
TLCFGCTL		0-31	GIN	i	TODO
TLCFGCTLWR		0.122	GIN	i	TODO
TLCFGSTS		0-122	GIN	i	TODO
TLCFGSTSWR		0.4	GIN	i	TODO
TLHPGCTRLER		0-4	GOUT	p	TODO
TLPEXMSINUM		0-4	GOUT	p	TODO
TLPMAUXPWR		0.0	GOUT	p	TODO
TLPMDATA		0-9	GOUT	p	TODO
TLPMETOCR			GOUT	p	TODO
TLPMETOSR			GIN	i	TODO
TLPMEVENT		0.2	GOUT	p	TODO
TLPMEVENTFUNC		0-2	GOUT	p	TODO
TLSLOTCLKCFG			GOUT	p	TODO
TXCREDDATAFCCP		0-11	GIN	i	TODO
TXCREDDATAFCNP		0-11	GIN	i	TODO
TXCREDDATAFCP		0-11	GIN	i	TODO
TXCREDFCHIPCONS		0-5	GIN	i	TODO
TXCREDFCINFINITE		0-5	GIN	i	TODO
TXCREDHDRFCCP		0-7	GIN	i	TODO
TXCREDHDRFCNP		0-7	GIN	i	TODO
TXCREDHDRFCP		0-7	GIN	i	TODO
TXCREDVC0	ļ	0-35	GIN	i	TODO
TXDATAVC0	0-1	0-63	GOUT	p	TODO
TXEOPVC0	0-1		GOUT	p	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
TXERRVC0			GOUT	p	TODO
TXFIFOEMPTYVC0			GIN	i	TODO
TXFIFOFULLVC0			GIN	i	TODO
TXFIFORDPVC0		0-3	GIN	i	TODO
TXFIFOWRPVC0		0-3	GIN	i	TODO
TXREADYVC0			GIN	i	TODO
TXSOPVC0	0-1		GOUT	p	TODO
TXVALIDVC0			GOUT	p	TODO
WAKEOEN			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	D
EIDLEINFERSEL	0-3	0-2	>	HSSI:SMRT_PACK_HIP_EIDLE_INFER_SEL	T
FREFCLK	0-3		<	HSSI:SMRT_PACK_HIP_FREF_CLK	T
FREFCLK	4		<	HSSI:SMRT_PACK_HIP_FREF_CLK2	T
PCLKCH	0-1		<	HSSI:SMRT_PACK_HIP_PCLK_C	T
PHYSTATUS	0-3		<	HSSI:SMRT_PACK_HIP_PHYSTATUS	T
PLLFIXEDCLK	0-1		<	HSSI:SMRT_PACK_HIP_PLL_FIXED_CLK_C	T
POWERDOWN	0-3	0-1	>	HSSI:SMRT_PACK_HIP_POWERDOWN	T
RATE	0-3		>	HSSI:SMRT_PACK_HIP_RATE	T
RATE	4		>	HSSI:SMRT_PACK_HIP_RATE2	T
RXDATA	0-3	0-7	<	HSSI:SMRT_PACK_HIP_RX_DATA	T
RXDATAK	0-3		<	HSSI:SMRT_PACK_HIP_RX_DATAK	T
RXELECIDLE	0-3		<	HSSI:SMRT_PACK_HIP_RXELECIDLE	T
RXFREQLOCKED	0-3		<	HSSI:SMRT_PACK_HIP_RXFREQLOCKED	T
RXFREQTXCMUPLLLOCK	0-3		<	HSSI:SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK	T
RXFREQTXCMUPLLLOCK	4		<	HSSI:SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK2	T
RXPCSRSTN	4		>	HSSI:SMRT_PACK_HIP_RX_PCS_RST2_N	T
RXPCSRSTN	0-3		>	HSSI:SMRT_PACK_HIP_RX_PCS_RST_N	T
RXPLLPHASELOCK	0-3		<	HSSI:SMRT_PACK_HIP_RX_PLL_PHASE_LOCK	T
RXPLLPHASELOCK	4		<	HSSI:SMRT_PACK_HIP_RX_PLL_PHASE_LOCK2	T
RXPMARSTB	4		>	HSSI:SMRT_PACK_HIP_RX_PMA_RST2B	T
RXPMARSTB	0-3		>	HSSI:SMRT_PACK_HIP_RX_PMA_RSTB	T
RXPOLARITY	0-3		>	HSSI:SMRT_PACK_HIP_RXPOLARITY	T
RXSTATUS	0-3	0-2	<	HSSI:SMRT_PACK_HIP_RXSTATUS	T
RXVALID	0-3		<	HSSI:SMRT_PACK_HIP_RXVALID	T
TXCOMPL	0-3		>	HSSI:SMRT_PACK_HIP_TXCOMPL	T
TXDATA	0-3	0-7	>	HSSI:SMRT_PACK_HIP_TXDATA	T
TXDATAK	0-3		>	HSSI:SMRT_PACK_HIP_TXDATAK	T
TXDEEMPH	0-3		>	HSSI:SMRT_PACK_HIP_TX_DEEMPH	T
TXDETECTRX	0-3		>	HSSI:SMRT_PACK_HIP_TXDETECTRX	T
TXELECIDLE	0-3		>	HSSI:SMRT_PACK_HIP_TXELECIDLE	T
TXMARGIN	0-3	0-2	>	HSSI:SMRT_PACK_HIP_TX_MARGIN	T
TXPCSRSTN	4		>	HSSI:SMRT_PACK_HIP_TX_PCS_RST2_N	Т
TXPCSRSTN	0-3		>	HSSI:SMRT_PACK_HIP_TX_PCS_RST_N	Т
TXSWING	0-3		>	HSSI:SMRT_PACK_HIP_TX_SWING	T

2.4.8 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT	Num	• 3	3	TODO
		• 12		
		• 24		
		• 40		
		• 48		
		• 72		
		• 80		
		• 96		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DE-	Bool	t/f	f	TODO
LAY_CHAIN_GLITO				
DE-	Mux	• bit7	static	TODO
LAY_CONTROL		• static		
		static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux		VSS	TODO
_		• VSS		
		• sd_pll0 • sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		- to_pm		
DLL_RD_PD	Ram	0-7	0	TODO
JIT-	Bool	t/f	t	TODO
TER_COUNTER_EN				
JIT-	Bool	t/f	t	TODO
TER_REDUCE_EN	D	0.2	2	TODO
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETT		00-7f t/f	0	TODO TODO
UPDNEN_EN UPNDNIN	Bool Mux	V1	t	TODO
OPINDININ	IVIUX	• bit4	core	וטטט
		• core		
UPNDNIN_EN	Bool	t/f	t	TODO
UPND-	Bool	t/f	t	TODO
NIN_INVERT_EN				
UPND-	Bool	t/f	t	TODO
NIN_INV_EN				
UPWNDCORE	Mux	• upndn	upndn	TODO
		• updnen		
		• up_ndn		
		• refclk		
		TOTOIK		
USE_ALOAD	Bool	t/f	t	TODO
	I.	L		

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ASYNCH_LOAD		0	GOUT	p	TODO
DELAY_CTRL_OUT		0-6	GIN	i	TODO
LOCKED			GIN	i	TODO
UPNDN_IN			GOUT	p	TODO
UPNDN_IN_CLK_ENA			GOUT	p	TODO
UPNDN_OUT			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLOCK			<	FPLL:PLLDOUT0	TODO
DELAY_CTRL_OUT		0-6	>	DQS16:DELAY_CTRL_IN	TODO
DELAY_CTRL_OUT		0-6	>	LVL:CTL_DLL	TODO
DQS_UPDATE			>	DQS16:DQS_UPDATE_ENA	TODO

2.4.9 SERPAR

Unclear yet.

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	disabledblock_0block_1block_2block_3	disabled	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
S2PLOAD			GOUT	p	TODO
SCANCLK			DCMUX	p	TODO
SCANENABLE			GOUT	p	TODO

2.4.10 LVL

The Leveling Delay Chain does something linked to the DQS16.

Name	Instance	Туре	Values	Default	Documenta- tion
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY	7	Ram	0-3	0	TODO
FBOUT0_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	7	Ram	0-3	0	TODO
FBOUT1_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
PHY-		Bool	t/f	f	TODO
CLK_GATING_D	DIS				
PHYCLK_SEL		Ram	0-3	0	TODO
PHY-		Bool	t/f	f	TODO
CLK_SEL_INV_	EN				
CLK_DELAY	0-3	Ram	0-3	0	TODO
CLK_DELAY_PV	WR-3SVG_EN	Bool	t/f	f	TODO
CLK_GATING_D	10- 3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DE-	0-3	Mux	• core	core	TODO
LAY_CLK_SEL			• pll		
PLL_SEL	0-3	Num	• 1-3	1	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CTL_DLL	1-2	0-6	<	DLL:DELAY_CTRL_OUT	TODO
FFPLL_CLK	1-2	0-3	<	CBUF:CLOCK_OUT	TODO
FFPLL_CLK	1-2	0-3	<	CBUF:LVDS_CLKA	TODO
FFPLL_CLK	1-2	0-3	<	CBUF:LVDS_CLKB	TODO
LDC_CLKOUT	0	0	>	DQS16:DQS_2X_CLK_X	TODO
LDC_CLKOUT	1	0-3	>	DQS16:DQS_CLK_X	TODO
LDC_CLKOUT	2	0	>	DQS16:DQ_CLK_X	TODO
LDC_CLKOUT	3	0	>	DQS16:SEQ_HR_CLK_X	TODO
PLL_ADDR_CMD_CLK			>	HMC:PLLADDRCMDCLK	TODO
PLL_AFI_CLK			>	HMC:PLLAFICLK	TODO
PLL_AVL_CLK			>	HMC:PLLAVLCLK	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CORE_DQCLK			DCMUX	p	TODO
CORE_DQS2XCLK			DCMUX	p	TODO
CORE_DQSCLK			DCMUX	p	TODO
CORE_HRCLK			DCMUX	p	TODO

2.4.11 TERM

The TERM blocks control the On-Chip Termination circuitry

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux		disabled	TODO
_		• disabled		
		• rs_12_15v		
		• rs_18_30v		
OF INEVITION INTO	D 1	. 16	C	TODO
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR_INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	C	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux	 disabled 	disabled	TODO
		• rsadjust_10		
		• rsadjust_6p5		
		• rsadjust_3		
		• rsadjust_m3		
		rsadjust_m6		
		• rsadjust_m9		
		• rsadjust_m12		
		,		
RSHIFT_RDOWN_D	I S Bool	t/f	f	TODO
RSHIFT_RUP_DIS	Bool	t/f	f	TODO
RSMULT_VAL	Mux		rsmult_1	TODO
_		• disabled	_	
		• rsmult_1		
		• rsmult_2		
		• rsmult_3		
		• rsmult_4		
		• rsmult_5		
		• rsmult_6		
		• rsmult_7		
		• rsmult_10		
RTADJUST_VAL	Mux		disabled	TODO
KIADJUSI_VAL	Wiux	 disabled 	uisableu	TODO
		 rtadjust_2p5v 		
		• rtad-		
		just_1p5_1p8v		
RTMULT_VAL	Mux	. 4:1.1.4	rtmult_1	TODO
		• disabled		
		• rtmult_1		
		• rtmult_2		
		• rtmult_3		
		rtmult_4rtmult_5		
		• rtmult_6		
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_0_EN TEST_1_EN	Bool	t/f	f	TODO
TEST_1_EN TEST_4_EN	Bool	t/f	f	TODO
TEST_4_EN TEST_5_EN	Bool	t/f	f	TODO
USER_OCT_INV	Bool	t/f	f	TODO
90 VREFH_LEVEL		Ch	apter 2. CycloneV i	nternals description
VKEFH_LEVEL	Mux	• vref_m	viei_iii	יייייייייייייייייייייייייייייייייייייי
		• vref_1		
		• vref_h		

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKENUSR			GOUT	p	TODO
CLKUSR			DCMUX	p	TODO
CLKUSRDFTOUT			GIN	i	TODO
COMPOUTRDN			GIN	i	TODO
COMPOUTRUP			GIN	i	TODO
ENSERUSR			GOUT	p	TODO
NCLRUSR			GOUT	p	TODO
SCANCLK			DCMUX	p	TODO
SCANEN			GOUT	p	TODO
SCANIN			GOUT	p	TODO
SCANOUT			GIN	i	TODO
SERDATAFROMCORE			GOUT	p	TODO
SERDATATOCORE			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
RZQIN			<	GPIO:COMBOUT	TODO

2.4.12 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

Name	Instance	Туре	Values	Default	Documenta-
					tion
FPLL_DRV_EN		Bool	t/f		TODO
FPLL_REFCLK_	SEL_IQ_TX_RX_0	CIMKux		pd	TODO
			•		
			iq_tx_rx_cl	k0	
			iq_tx_rx_cl	k1	
			iq_tx_rx_cl	k2	
			iq_tx_rx_cl	k3	
			iq_tx_rx_cl	k4	
			iq_tx_rx_cl • pd	k5	
FPLL_SEL_IQ_T	X_RX_CLK	Mux		pd	TODO
			•		
			iq_tx_rx_cl	k 0	
			iq_tx_rx_cl	 k 1	
			•		
			iq_tx_rx_cl	k2	
			• pd		

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
FPLL_SEL_REF	IQCLK	Mux	• ffpll_top • ref_iqclk0 • ref_iqclk1 • ref_iqclk2 • ref_iqclk3 • ffpll_bot • pd	pd	TODO
FPLL_SEL_RX_	QCLK	Mux	rx_iqclk0rx_iqclk1rx_iqclk2rx_iqclk3pd	pd	TODO
HCLK_TOP_OU	T_DRIVER	Mux	• tristate • up_en • down_en		TODO
SEG- MENTED_0_UP		Mux	• other_segm • pd_1 • ch0_txpll	ch0_txpll ented	TODO
X6_DRIVER_EN		Bool	t/f	f	TODO
AUTO_NEGOTI		Bool	t/f	f	TODO
CDR_PLL_ATB	0-2	Ram	0-f	0	TODO

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
1401110		.,,,,	- 41400	Doladit	tion
CDR PLL RRPI)_@£ K0_OFFSET	Mux		delta_0	TODO
CDK_I LL_DDI I	J_WELKO_OFFSET	WIUX	• delta_0	delta_0	TODO
			della_0		
			dalta 1 lafe		
			delta_1_left		
			dalta 2 laft		
			delta_2_left		
			delta_3_left		
			ucita_3_icit		
			delta_4_left		
			delta_+_lelt		
			delta_5_left		
			delta_3_len		
			delta_6_left		
			delta_0_lelt		
			delta_7_left		
			•		
			delta_1_rig	 ht	
			•		
			delta_2_rig	 ht	
			•		
			delta_3_rig	ht	
			•		
			delta_4_rig	 ht	
			•		
			delta_5_rig	 ht	
			• GC1ttt_J_11g.		
			delta_6_rig	 ht	
			dc1ta_0_11g.	111	
			delta_7_rig	 ht	
			dera_/_rig.		
				I	1

Table 16 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
CDR_PLL_BBPD	D_ŒĽK180_OFFSE	ГМих	• delta_0 • delta_1_left		TODO
			delta_2_lefi delta_3_lefi delta_4_lefi		
			delta_4_left delta_5_left delta_6_left		
			delta_7_lefi delta_1_rig		
			delta_2_rig delta_3_rig		
			• delta_4_rig	ht	
			delta_5_rig delta_6_rig	ht	
			delta_7_rig	ht	

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_BBPD	_ @ 2K270_OFFSE	ΓMux	. 4-14- 0	delta_0	TODO
			• delta_0 •		
			delta_1_lef	t	
			delta_2_lef	t t	
			delta_3_lef	t	
			delta_4_lef	t 	
			delta_5_lef	[[
			delta_6_lef	[[
			delta_7_lef	[[
			delta_1_rig	ht	
			delta_2_rig	ht	
			delta_3_rig	ht	
			delta_4_rig	ht	
			delta_5_rig	ht	
			delta_6_rig	ht	
			• delta_7_rig	 ht	

Table 16 – continued from previous page

Nama			Values		Dooumonto
Name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_BBPI	_© ₽K90_OFFSET	Mux		delta_0	TODO
			• delta_0		
			•		
			delta_1_left		
			•		
			delta_2_left		
			•		
			delta_3_left		
			•		
			delta_4_left		
			•		
			delta_5_left		
			•		
			delta_6_left		
			dena_0_ien	•	
			dalta 7 laft		
			delta_7_left		
			1.14. 1		
			delta_1_rigl	nt	
			•		
			delta_2_rigl	nt	
			•		
			delta_3_rigl	nt	
			•		
			delta_4_rigl	nt	
			•		
			delta_5_rigl	nt	
			•		
			delta_6_rigl	nt	
			•		
			delta_7_rigl	nt	
CDR_PLL_BBPI	(SH2L	Mux		normal	TODO
222227			 normal 	,	
			• testmux		
			Comua		
CDR_PLL_CGB_	OUT FN	Bool	t/f	f	TODO
CDR_PLL_CLOG			t/f		TODO
		Bool		f	
	NTOER_PD_CLK_D		t/f	f	TODO
CDR_PLL_CPUN	110_ CURRENT_TE	SMux		normal	TODO
			 normal 		
			 disable 		
			test_down		
			test_up		
			-		
CDR PLL CP R	GO-24_BYPASS_EN	Bool	t/f	f	TODO
	_R-EV_LOOPBACI		t/f	f	TODO
	DOCK_MODE_E		t/f	t	TODO
		12001	W.1		1000

Table 16 – continued from previous page

Name			Values	•	Dooumonto
name	Instance	Type	Values	Default	Documenta-
					tion
CDR_PLL_FB_S	SED-2	Mux		vco_clk	TODO
			 vco_clk 		
			• exter-		
			nal_clk		
			_		
CDR PLL FREE	P_DP2M_DIV2_EN	Bool	t/f	f	TODO
	N_ODETECTION_E		t/f	f	TODO
	RŒ2PHASELOCK		t/f	f	TODO
	HUF2T_POWER_TA		0-3	1	TODO
CDR_PLL_L_CO		Num		1	TODO
CDK_I LL_L_CC	CONZILIK	Tuili	• 1-2	1	TODO
			• 4		
			• 8		
CDD Division	O MO GENERA			20	TOP 0
CDR_PLL_M_C	ΨUNZTER	Num		20	TODO
			• 0		
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
CDD DIT ON	0.2	D 1	. 16	C	TODO
CDR_PLL_ON	0-2	Bool	t/f	f	TODO
CDR_PLL_PCIE	HKEQ_MHZ	Num		100	TODO
			• 100		
			• 125		
CDR_PLL_PD_C	POPMP_CURRENT	_ N Am		5	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
			70		
CDR_PLL_PD_I	COUNTED	Num		1	TODO
	_UWUNIEK	1 AUIII	• 1-2	1	1000
			1		
			• 4		
			• 8		

Table 16 – continued from previous page

Name	Instance	Туре	d from previous pa	Default	Documenta-
					tion
CDR_PLL_PFD_	C P 22MP_CURREN	T <u>N</u> UA		20	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
			• 50		
			• 60		
			• 80		
			• 100		
			• 120		
			• 120		
CDD DII DEE	CDM DIV	NY.		1	TODO
CDR_PLL_REF_	COMS_DIV	Num		1	TODO
			• 1-2		
			• 4		
			• 8		
CDR_PLL_REGI	JIQA2TOR_INC_PC	l' Mux	_	p5	TODO
			• p0		
			• p5		
			• p10		
			• p15		
			• p20		
			• p25		
			disabled		
CDR_PLL_REPL	IOA_BIAS_DIS	Bool	t/f	f	TODO
	ROYE_LOOPBACK		t/f	f	TODO
	L_0C2AP_CTRL_EN	Bool	t/f	f	TODO
CDR_PLL_RXPI	LO-P2D_BW_CTRL	Num		300	TODO
			• 170		
			• 240		
			• 300		
			• 600		
CDR_PLL_RXPI	L0 -2 FD_BW_CTRI	L Num		3200	TODO
- -			• 1600		
			• 3200		
			• 4800		
			• 6400		
CDR PLL TXPI	L <u>0</u> -EICLK_DRIVE	R BENJ1	t/f	f	TODO
	AUTO_RESET_E		t/f	t	TODO
	OVERANGE_REF		0-3	2	TODO
CDR_PLL_VLO		Mux		mon_clk	TODO
		· · · · · ·	• mon_clk		
			• mon_data		
			mon_data		
CVP_EN	0-2	Bool	t/f	f	TODO
C 11 _L11	0.2	D001	W 1		IODO

Table 16 – continued from previous page

Name Ins	stance	Туре	Values	Default	Documenta- tion
DPRIO_REG_PLD0E	PMA IF RADD	RR am	000-7ff		TODO
FORCE_MDIO_DIS-2		Bool	t/f	f	TODO
HCLK_PCS_DRIVE		Bool	t/f	f	TODO
INT_EARLY_EIQS)_S		Mux	UI	pcs	TODO
	JEE .	WILL	pcscore	pes	1000
INT_FFCLK_EN 0-2	-2	Bool	t/f	f	TODO
INT_LTR_SEL 0-2		Mux		pcs	TODO
			pcscore	r · ·	
INT_PCIE_SWITCOH2	<u>2</u> SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECTRX	2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_IDL	Æ_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH20S	XEL	Mux	 ffpll_top ffpll_bot ref_clk0 ref_clk1 ref_clk2 ref_clk3 rx_clk0 rx_clk1 rx_clk1 rx_clk2 rx_clk3 pd_pma 	pd_pma	TODO

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
IQ_TX_RX_CL	AB_SEL	Mux		tristate	TODO
			a_pma_	_rx_b_pma_rx	
			a_pcs_1	rx_b_pcs_rx	
			a_pma_	_tx_b_pma_rx	
			a_pcs_t	tx_b_pcs_tx	
			a_tri_b	_pcs_rx	
			a_tri_b	_pcs_tx	
			a_pcs_i • tristate	tx_b_tri	
IQ_TX_RX_TO_	<u>CH-2</u> FB	Mux	• clk0 • clk1 • clk2 • pd	pd	TODO
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux		tristate	TODO
			• a_pma_	_rx_b_pma_rx	
			a_pcs_1	rx_b_pcs_rx	
			a_pma_	_tx_b_pma_rx	
			a_pcs_1	tx_b_pcs_tx	
			•	_pcs_rx	
			•	_pcs_tx	
			a_pcs_t • tristate	tx_b_tri	
RX_BIT_SLIP_E	BYPASS_EN	Bool	t/f	t	TODO
RX_BUF_RX_ATB)-2		Ram	0-f	0	TODO
RX_BUF_SD_3DB0_GAIN_EN		Bool	t/f	f	TODO
RX_BUF_SD_CDRCLK_TO_CGB_		E N ool	t/f	f	TODO
RX_BUF_SD_DIAG-2LOOPBACK		Bool	t/f	f	TODO
RX_BUF_SD_E		Bool Bool	t/f	f	TODO
DA BIIE CD H	RX_BUF_SD_HAIOF2BW_EN		t/f	f	TODO

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
RX_BUF_SD_	OFFO-2	Mux		divrx_2	tion TODO
KA_BUI_SD_	0110-2	Wiux	• divrx_1	uivix_2	TODO
			• divrx_2		
			• divrx_3		
			• divrx_4		
			• divrx_5		
			• divrx_6		
			• divrx_7		
			• divrx_8		
			• divrx_9		
			• divrx_10		
			• divrx_11 • divrx_12		
			• divrx_13		
			• divrx_14		
			• re-		
			served_o	off_1	
			• re-		
			served_o	off_2	
			off on t	x_divrx_1	
			•		
			off_on_t:	x_divrx_2	
			off_on_t:	x_divrx_3	
			off_on_t:	x_divrx_4	
			off_on_t:	x_divrx_5	
			off_on_t	x_divrx_6	
			off_on_t	x_divrx_7	
			off_on_t	x_divrx_8	
			off_on_t	x_divrx_9	
			• off_on_t:	x_divrx_10	
			•	x_divrx_11	
			•	x_divrx_12	
			•	x_divrx_13	
			•		
			off_on_t	x_divrx_14	

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
RX_BUF_SD_ON	N 0-2	Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • reserved_on_ • force_on		TODO
RX_BUF_SD_RX	K_OACGAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX		Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
	K_@ELK_DIV2_EN	Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	RM2_SEL	Mux	 external r150ohm r120ohm r100ohm r85ohm 	r100ohm	TODO

Table 16 – continued from previous page

Maria			d from previous pa		D
Name	Instance	Туре	Values	Default	Documenta-
					tion
RX_BUF_SD_TI	HRE3HOLD_MV	Num	• 15 • 20 • 25	30	TODO
			• 30 • 35 • 40 • 45		
			• 50		
RX_BUF_SD_V	M-SEL	Mux	 tristated1 tristated2 tristated3 tristated4 v0p35 v0p50 v0p55 v0p60 v0p65 v0p70 v0p75 v0p80 pull_down_ pull_down_ 		TODO
RX_BUF_SX_PI		Bool	pull_up_stro pull_up_we	ong	TODO
	CURRENT_ADD	Ram	0-3	1	TODO
RX_DESER_CL		Mux	• or_cal • lc • pld	or_cal	TODO
RX_DESER_RE	VERSE_LOOPBAC	KMux	• rx • cdr	rx	TODO
RX_EN	0-2	Bool	t/f	f	TODO
RX_MODE_BIT	\$ 0-2	Num	• 8 • 10 • 16 • 20	8	TODO
		<u> </u>		oontin	les on next page

Table 16 – continued from previous page

Maria			d from previous pa		D = =
Name	Instance	Туре	Values	Default	Documenta- tion
RX_SDCLK_EN	0-2	Bool	t/f	f	TODO
RX_VCO_BYPAS	\$30-2	Mux	clklowfrefnormalnor- mal_dont_c	normal	TODO
TX_BUF_CML_I	EN0-2	Bool	t/f	f	TODO
	1001×2_MODE_DRIV		ų I	v0p65	TODO
			• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80	cela	
TX_BUF_DFT_S	E D -2	Mux		pre_en_po2_en	TODO
			vod_en_lsb vod_en_msi pol_en disabled pre_en_po2	_en	TODO
TX_BUF_DRIVE	RO-RESOLUTION_	_CVVTRXL	 combination disabled off- set_main off- 	offset_main	TODO
TX_BUF_EN	0-2	Bool	set_po1	f	TODO

Table 16 – continued from previous page

Name Instance	Туре	Values	Default	Documenta- tion
TX_BUF_FIR_COBF2_SEL	Mux	• ram • dynamic	ram	TODO
TX_BUF_LOCAL_QH2_CTL	Mux	r490hmr290hmr420hmr220hm	r29ohm	TODO
TX_BUF_LST_AT B -2	Ram	0-f	0	TODO
TX_BUF_RX_DETO_MODE	Ram	0-f	0	TODO
TX_BUF_RX_DET0-PDB_EN	Bool	t/f	f	TODO
TX_BUF_SLEW_RAZTE_CTRL	Num	• 15 • 30 • 50 • 90 • 160	30	TODO
TX_BUF_SWING_BOOST_DIS	Bool	t/f	f	TODO
TX_BUF_TERM_SEL	Mux	• r150ohm • r120ohm • r100ohm • r85ohm • external	r100ohm	TODO
TX_BUF_VCM_CURRENT_ADD	Ram	0-3	1	TODO
TX_BUF_VOD_B@QST_DIS	Bool	t/f	f	TODO
TX_BUF_VOD_\$W-21ST_POST_TA	APRam	00-1f	0	TODO
TX_BUF_VOD_\$W-2MAIN_TAP	Ram	00-3f	0	TODO
TX_CGB_CLK_MOFEE	Mux	• disable • en- able_mute • en- able_mute_	disable master_channel	TODO
TX_CGB_COUNTER RESET_EN	Bool	t/f	f	TODO
TX_CGB_ENABL B -2	Bool	t/f	f	TODO
TX_CGB_FREF_V@-Ø_BYPASS	Bool	t/f	f	TODO
TX_CGB_MUX_POWER_DOWN	Bool	t/f	f	TODO
TX_CGB_PCIE_RBSET	Mux	• normal • pcie	normal	TODO

Table 16 – continued from previous page

Table 16 – continued from previous page					
Name	Instance	Type	Values	Default	Documenta- tion
TX_CGB_RX_IQ	COLK_SEL	Mux	• cgb_x1_m_ • rx_output • tristate	tristate div	TODO
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_t same_ch_tx hf- clk_xn_up hf- clk_cn1_x6 hf- clk_xn_dn hf- clk_xn_dn	ented spll s_dn	TODO
TX_CGB_X1_DI	V <u>O</u> M_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L 0@ K_SOURCE_S	EM ux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_	cgb_x1_m_div	TODO

Table 16 – continued from previous page

TX_MODE_BITS 0-2	Name	Instance	Туре	Values	Default	Documenta-
TX_MODE_BITS 0-2			. 7 2			
Note	TX MODE BITS	5 0-2	Num		8	
TX_SER_CLK_DIVEX_DESKEW Ram		_	- 1.4	• 8		
TX_SER_CLK_DIVEX_DESKEW Ram						
1.20						
TX_SER_CLK_DIVEX_DESKEW Ram						
TX_SER_CLK_DIWEX_DESKEW Ram						
TX_SER_DUTY_GOVELE_TIME Ram				1 00		
TX_SER_DUTY_GM2LE_TIME	TX_SER_CLK_D	IV-ZX_DESKEW	Ram	0-f	0	TODO
TX_SER_POST_TAP2_1_EN			Ram	0-7	3	TODO
TX_SER_POST_TAP2_1_EN	TX_SER_FORCE	D)-DATA_MODE	E B lool	t/f	f	TODO
TX_VREF_ES_TAP-2				t/f	f	TODO
vref_10r_ov_18r vref_11r_ov_19r vref_12r_ov_20r vref_13r_ov_21r vref_14r_ov_22r REF_IQCLK_BUFOEN Bool t/f f TODO RX_IQCLK_BUF 6N Bool t/f f TODO FF-					vref 12r ov 20r	
Vref_11r_ov_19r				•		
REF_IQCLK_BUFQEN Bool t/f f TODO				vref_10r_ov	_18r	
REF_IQCLK_BUFQEN Bool t/f f TODO				•		
Note				vref_11r_ov	_19r	
Note				•		
REF_IQCLK_BUF_0EN Bool t/f f TODO				vref_12r_ov	_20r	
REF_IQCLK_BUF_0EN Bool t/f f TODO				•	21	
REF_IQCLK_BUF_0EN Bool t/f f TODO				vref_13r_ov	_21r	
REF_IQCLK_BUF_0EN Bool t/f f TODO				• 14	. 22	
RX_IQCLK_BUF_EN				vrei_14r_ov	/_22r	
RX_IQCLK_BUF_EN	REE IOCLK BIT	F0FN	Rool	t/f	f	TODO
FF- PLL_IQTXRXCL K_DIRECTION FF- PLL_IQCLK_DIRECTION Mux • tristate • up • down TODO TODO CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP Mux • tristate • up • down TODO TODO TODO t t TODO						
PLL_IQTXRXCL_K_DIRECTION • tristate • up • down FF- PLL_IQCLK_DIRECTION • tristate • up • down CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP • tristate • up • down TODO TODO TODO TODO TODO **TODO *				U1		
PF- 0-1 Mux - tristate - up - down CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP - up - down TODO			WIGA	• tristate	tristate	1000
FF- 0-1 Mux PLL_IQCLK_DIRECTION CLK- Bool t/f f TODO BUF_DIV2_EN CLK- Bool t/f t TODO CLK- BUF_LVPECL_DIS CLK- Bool t/f t TODO BUF_TERM_DIS CLK- Bool t/f t TODO CLK- BUF_TERM_DIS CLK- Mux • tristate TODO	TEE_IQIIIIICE	n_bitterior(
FF- 0-1 Mux • tristate • up • down CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP • tristate • up • down • tristate • TODO TODO TODO TODO * TODO				-		
PLL_IQCLK_DIRECTION • tristate • up • down CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP • tristate • up • down f TODO TODO TODO TODO TODO TODO **TODO **T						
PLL_IQCLK_DIRECTION • tristate • up • down CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP • tristate • up • down f TODO TODO TODO TODO TODO TODO **TODO **T	FF-	0-1	Mux			TODO
CLK-BUF_DIV2_EN CLK-BUF_LVPECL_DIS CLK-Bool t/f t TODO BUF_LVPECL_DIS CLK-Bool t/f t TODO CLK-BUF_TERM_DIS CLK-BUF_TERM_DIS CLK-BUF_VCM_PUP • tristate • tristate				• tristate		
CLK- BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP • tristate • down • down • tristate • down • tristate • TODO • tristate • tristate	_ (====					
CLK-BUF_DIV2_EN Bool t/f f TODO CLK-BUF_LVPECL_DIS Bool t/f t TODO CLK-BUF_TERM_DIS Bool t/f t TODO CLK-BUF_TERM_DIS Mux tristate TODO CLK-BUF_VCM_PUP • tristate tristate TODO				-		
BUF_DIV2_EN Bool t/f t TODO BUF_LVPECL_DIS Bool t/f t TODO CLK- BUF_TERM_DIS Bool t/f t TODO CLK- BUF_VCM_PUP Mux tristate TODO • tristate TODO • tristate TODO						
BUF_DIV2_EN Bool t/f t TODO BUF_LVPECL_DIS Bool t/f t TODO CLK- BUF_TERM_DIS Bool t/f t TODO CLK- BUF_VCM_PUP Mux tristate TODO • tristate TODO • tristate TODO	CLK-		Bool	t/f	f	TODO
BUF_LVPECL_DIS CLK- Bool t/f t TODO BUF_TERM_DIS CLK- BUF_VCM_PUP Mux • tristate TODO • tristate						
CLK-BUF_TERM_DIS CLK-BUF_VCM_PUP Bool t/f t TODO tristate TODO • tristate			Bool	t/f	t	TODO
BUF_TERM_DIS CLK- BUF_VCM_PUP Mux tristate TODO tristate	BUF_LVPECL_D	IS				
CLK-BUF_VCM_PUP Mux tristate TODO • tristate	CLK-		Bool	t/f	t	TODO
BUF_VCM_PUP • tristate	BUF_TERM_DIS					
	CLK-		Mux		tristate	TODO
• vcc	BUF_VCM_PUP			• tristate		
				• vcc		

Table 16 – continued from previous page

Table 16 – continued from previous page						
Name Instance	Туре	Values	Default	Documenta- tion		
SEG-	Mux		pd_1	TODO		
MENTED_0_DOWN_MUX_SEL	111071	• ch2_txpll	P u _1	1020		
WEIVIED_O_DOWIV_WEIVED_DEE		• CHZ_txpH				
		other_segm	antad			
		• pd_1	Citica			
		• pu_1				
SEG-	Mux		nd 2	TODO		
	IVIUX	C-11:	pd_2	ТОДО		
MENTED_1_DOWN_MUX_SEL		• fpllin				
		• mux1				
		• ch0_txpll				
		• pd_2				
SEC.	3.4		1.1 . 11 .	TODO		
SEG-	Mux	. C.11:	ch1_txpll_top	TODO		
MENTED_1_UP_MUX_SEL		• fpllin				
		• mux1				
		• ch2_txpll				
		• pd_2				
		•				
		ch1_txpll_b	ot			
		•				
		ch1_txpll_t	op			
THE PART OF THE PA				mon o		
XN_DN_SEL	Mux		pd_xn_dn	TODO		
		• xn_dn				
		• x6_up				
		• x6_dn				
		• pd_xn_dn				
VNI LID CEI	M			TODO		
XN_UP_SEL	Mux		pd_xn_up	TODO		
		• xn_up				
		• x6_up				
		• x6_dn				
		• pd_xn_up				
CLK-	Bool	t/f	f	TODO		
BUF_DIV2_EN	DOOL	V1	1	1000		
CLK-	Bool	t/f	t	TODO		
BUF_LVPECL_DIS	5001			1020		
CLK-	Bool	t/f	t	TODO		
BUF_TERM_DIS						
CLK-	Mux		tristate	TODO		
BUF_VCM_PUP		• tristate		1020		
		• vcc				
		1				
SEG-	Mux		pd_1	TODO		
MENTED_0_DOWN_MUX_SEL		• ch2_txpll	1			
		•				
		other_segm	ented			
		• pd_1	Ciitcu			
		- pa_1				
				uos on poyt pago		

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
SEG- MENTED_1_DO	WN_MUX_SEL	Mux	ch1_txpll_b ch1_txpll_te fpllin mux2 ch0_txpll pd_2		TODO
SEG- MENTED_1_UP	_MUX_SEL	Mux	• fpllin • mux2 • pd_2 • ch2_txpll	ch2_txpll	TODO

2.4.13 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

What triggers the bypass is unclear, but the default configuration is in bypass mode. When bypassed a direct connection is extablished between two pnodes with the same coordinates and only a different port type. The source ports DDIOPHYDQDIN are connected to IOINTDQDIN, routing the inputs to the chip, while the source ports IOINT* are connected to the corresponding PHYDDIO* ports.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux		chip_row_bank_c	olTODO
			•		
			chip_row_b	ank_col	
			•	,	
			chip_bank_	row_col	
			row_chip_b	ank col	
			10 e p_0	v or	
ATTR_COUNTE	R_ONE_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_S	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_0	CONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO

Table 17 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
Ivaille	mstance	туре	Values	Delault	tion
A_CSR_LPDDR	DIS	Bool	t/f	f	TODO
	EGLOBALENABI		t/f	f	TODO
A_CSR_RESET_		Bool	t/f	f	TODO
A_CSR_WRAP_		Bool	t/f	f	TODO
CAL_REQ		Bool	t/f	f	TODO
CFG_BURST_LI	NGTH	Num		0	TODO
			• 0		
			• 4 • 8 • 16		
CEC INTEDEAC	DE MIDTH	Ni		0	TODO
CFG_INTERFAC	E_WIDIH	Num	• 0	U	TODO
			• 8		
			• 16		
			• 24		
			• 32		
			• 40		
CFG SELF RFS	H_EXIT_CYCLES	Num		0	TODO
			• 0		
			• 37		
			• 44		
			• 52		
			• 59		
			• 74		
			• 88		
			• 200		
			• 512		
CFG_STARVE_I	IMIT	Ram	00-3f	0	TODO
CFG_TYPE		Mux		ddr	TODO
			• ddr		
			• ddr2		
			• ddr3		
			• lpddr		
			• lpddr2		
CLR_INTR		Bool	t/f	f	TODO
CTL_ECC_ENA	RI FD	Bool	t/f	f	TODO
CTL_ECC_ENAM		Bool	t/f	f	TODO
CTL_REGDIMM		Bool	t/f	f	TODO
CTL_USR_REF		Bool	t/f	f	TODO
DATA_WIDTH		Num		16	TODO
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			• 16		- 02 0
			• 32		
			• 64		
			l	·	oc on novt nago

Table 17 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
DDE DED		D 1	. 16	<u> </u>	tion TODO
DBE_INTR	T	Bool	t/f	f	
DDIO_ADDR_E	N	Ram	0000-ffff	0	TODO
DDIO_BA_EN		Ram	0-7	0	TODO
DDIO_CAS_N_E	N	Bool	t/f	f	TODO
DDIO_CKE_EN		Ram	0-3	0	TODO
DDIO_CS0_N_E	N	Ram	0-3	0	TODO
DDIO_DM_EN		Ram	00-1f	0	TODO
DDIO_DQSB_EN	1	Ram	00-1f	0	TODO
DDIO_DQSLOG	IC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN		Ram	00-1f	0	TODO
DDIO_DQ_EN		Ram	45 bits	0	TODO
DDIO_MEM_CL	K_EN	Bool	t/f	f	TODO
DDIO_MEM_CL	K N EN	Bool	t/f	f	TODO
DDIO_ODT_EN		Ram	0-3	0	TODO
DDIO_RAS_N_E		Bool	t/f	f	TODO
DDIO RESET N		Bool	t/f	f	TODO
DDIO_WE_N_E		Bool	t/f	f	TODO
DE-	1,	Ram	0-3	0	TODO
LAY_BONDING		IXIIII			1000
DFX_BYPASS_E		Bool	t/f	f	TODO
DIS-	NADLE	Bool	t/f	f	TODO
		DOOL	VI	1	1000
ABLE_MERGIN		Dam	0-3	0	TODO
DQA_DELAY_E	N	Ram			
DQS-	ENI	Ram	0-3	0	TODO
LOGIC_DELAY_		<u> </u>	0.2		TODO
DQ_DELAY_EN		Ram	0-3	0	TODO
EN-		Bool	t/f	f	TODO
ABLE_ATPG					
EN-		Bool	t/f	f	TODO
ABLE_BONDIN	G_WRAPBACK				
EN-		Bool	t/f	f	TODO
ABLE_BURST_I	NTERRUPT				
EN-		Bool	t/f	f	TODO
ABLE_BURST_1	ERMINATE				
EN-		Bool	t/f	f	TODO
ABLE_DQS_TR	ACKING				
EN-		Bool	t/f	f	TODO
ABLE_ECC_CO	DE_OVERWRITE	ES			
EN-	_	Bool	t/f	f	TODO
ABLE_INTR					
EN-		Bool	t/f	f	TODO
ABLE_NO_DM					
EN-		Bool	t/f	f	TODO
ABLE_PIPELINI	GLOBAL	Bool	U1	1	1000
III LLIINI	LODO IL	Ram	0-f	0	TODO
	I.	IXaili	V-1	0	וטעטו
EX-	ACT TO ACT				
	ACT_TO_ACT	Ram	0-f	0	TODO

Table 17 – continued from previous page

			nued from previou		
Name	Instance	Туре	Values	Default	Documenta- tion
EX- TRA_CTL_CLK	ACT_TO_PCH	Ram	0-f	0	TODO
EX-	ACT_TO_RDWR	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	ARF_TO_VALID	Ram	0-f	0	TODO
EX-	FOUR_ACT_TO_	Ram ACT	0-f	0	TODO
EX-	PCH_ALL_TO_V	Ram	0-f	0	TODO
EX-	PCH_TO_VALID	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	PDN_TO_VALID	Ram	0-f	0	TODO
EX-	RD_AP_TO_VAL	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	RD_TO_RD_DIFF	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	RD_TO_WR_BC	Ram	0-f	0	TODO
EX-	RD_TO_WR_DIF	Ram	0-f	0	TODO
EX-	SRF_TO_VALID	Ram	0-f	0	TODO
EX-		Ram	0-f	0	TODO
EX-	SRF_TO_ZQ_CAI WR_AP_TO_VAL	Ram	0-f	0	TODO
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-		Ram	0-f	0	TODO
EX-	WR_TO_RD_BC	Ram	0-f	0	TODO
TRA_CTL_CLK_ EX-	WR_TO_RD_DIF	F_CHIP Ram	0-f	0	TODO

Table 17 – continued from previous page

Name Inst	tance	Туре	Values	Default	Documenta- tion
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK_WR_	TO_WR_DIF				
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO
IF_DQS_WIDTH		Num	-	0	TODO
			• 0-5		
INC_SYNC		Num	• 2-3	2	TODO
LO-		Num		0	TODO
CAL_IF_CS_WIDTH		rum	• 0-4		1000
MASK_CORR_DROP	PED_INTR	Bool	t/f	f	TODO
MEM_AUTO_PD_CY	CLES	Ram	0000-ffff	0	TODO
MEM_CLK_ENTRY_0	CYCLES	Ram	0-f	0	TODO
MEM_IF_AL		Num	• 0-10	0	TODO
MEM_IF_BANKADD	R_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLADDR_	_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWADDR	_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD		Num	• 0-4	0	TODO
MEM_IF_TCL		Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL		Num	• 0-8	0	TODO
MEM_IF_TFAW		Num	• 0-32	0	TODO
				I.	

Table 17 – continued from previous page

Nomo		ble 1/ – continue	Values		Dooumonto
Name	Instance	Туре	values	Default	Documenta-
MEN TE TEMP		3.7			tion
MEM_IF_TMRD		Num		0	TODO
			• 0		
			• 2		
			• 4		
MEM_IF_TRAS		Num		0	TODO
			• 0-29		
				_	
MEM_IF_TRC		Num		0	TODO
			• 0-40		
MEM_IF_TRCD		Num		0	TODO
			• 0-11		
MEM_IF_TREFI		Ram	0000-1fff	0	TODO
MEM_IF_TRFC		Ram	00-ff	0	TODO
MEM_IF_TRP		Num		0	TODO
			• 0		
			• 2-10		
MEM_IF_TRRD		Num		0	TODO
			• 0-6		
MEM_IF_TRTP		Num		0	TODO
			• 0-8		
MEM_IF_TWR		Num		0	TODO
			• 0-12		
MEM_IF_TWTR		Num		0	TODO
			• 0-6		
MMR_CFG_MEN	M_BL	Num		2	TODO
			• 2		
			• 4		
			• 8		
			• 16		
OUT-		Bool	t/f	f	TODO
PUT_REGD					
PDN_EXIT_CYC	LES	Mux		disabled	TODO
			disabled		
			• fast		
			• slow		
POWER SAVING	EXIT_CYCLES	Ram	0-f	0	TODO
- 5 211_D1 1 · 11 · 10			1	1 ~	

Table 17 – continued from previous page

Nama		Die 17 – continue		•	Dooumente
Name	Instance	Туре	Values	Default	Documenta- tion
PRIOR-		Mux		disabled	TODO
ITY_REMAP		TVIUA	disabled	disubica	1020
II I_KLMM			• priority_0		
			• priority_1		
			• priority_2		
			• priority_3		
			• priority_4		
			• priority_5		
			• priority_6		
			• priority_7		
READ_ODT_CH	IP	Mux		disabled	TODO
KEND_OD1_CH		With	disabled	disabled	ТОВО
			•		
			read_chip0	odt0_chip1	
			read_chip0	odt1_chip1	
			•	1.01 1.1	
			•	odt01_chip1	
			read_chip0	_chip1_odt0	
			read_chip0	odt0_chip1_odt0	
			read_chip0	odt1_chip1_odt0	
			read_chip0	odt01_chip1_odt0	
			read_chip0	chip1_odt1	
			read_chip0	odt0_chip1_odt1	
			read_chip0	odt1_chip1_odt1	
			read_chip0	odt01_chip1_odt1	
				_chip1_odt01	
			read_chip0	odt0_chip1_odt01	
			read_chip0	odt1_chip1_odt01	
			read_chip0	odt01_chip1_odt01	
RE-		Bool	t/f	f	TODO
ORDER_DATA					
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO
JJLIC_ECC_EIT	<u> </u>				les on nevt nage

Table 17 – continued from previous page

Nama		Time		<u> </u>	Dearmarists
Name	Instance	Туре	Values	Default	Documenta- tion
WRITE_ODT_CHI	IP	Mux		disabled	TODO
,, Kill_OD1_CIII	••	IVIUA	• disabled	GISHOICG	1000
			•		
			write chip0	_odt0_chip1	
			•	F	
			write_chip0	_odt1_chip1	
			•		
			write_chip0	_odt01_chip1	
			write_chip0	_chip1_odt0	
			write_chip0	_odt0_chip1_odt0	
			write_chip0	_odt1_chip1_odt0	
			write_chip0	_odt01_chip1_odt0	
			write_chip0	_chip1_odt1	
			write_chip0	_odt0_chip1_odt1	
			write_chip0	_odt1_chip1_odt1	
			write_chip0	_odt01_chip1_odt1	
			write_chip0	_chip1_odt01	
			write_chip0	_odt0_chip1_odt01	
			write_chip0	_odt1_chip1_odt01	
			• write_chip0	_odt01_chip1_odt0	1
INST_ROM_DATA	0-127	Ram	20 bits	0	TODO
AC_ROM_DATA		Ram	30 bits	0	TODO
AUTO_PCH_ENA		Bool	t/f	f	TODO
	0-5	Bool	t/f	f	TODO
CPORT_RDY_ALI	MGST_FULL	Bool	t/f	f	TODO
CPORT_RFIFO_M	IOA P	Ram	0-3	0	TODO
CPORT_TYPE	0-5	Mux		disabled	TODO
			 disabled 		
			• write		
			• read		
			• bi_direction		
· ·					
			0.0	0	TODO
CPORT_WFIFO_N	MDASP	Ram	0-3	U	1000
CPORT_WFIFO_N CYC_TO_RLD_JA		Ram Ram	0-3 00-ff	0	TODO
CYC_TO_RLD_JA	O-5			-	

Table 17 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_	WOELIGHT	Ram	00-1f	0	TODO
RCFG_USER_PF	RI O BITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	МОАВ	Num	• 0-5	0	TODO
SIN- GLE_READY	0-3	Mux	• concate- nate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	• asyn- chronous • syn- chronous	asynchronous	TODO
USE_ALMOST_	EMABTY	Bool	t/f	f	TODO
WFIFO_CPORT_		Num	• 0-5	0	TODO
WFIFO_RDY_AI	LMGST_FULL	Bool	t/f	f	TODO
RCFG_SUM_WT	_ 0 ₹7IORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Doc
AFICTLLONGIDLE		0-1	GIN	i	TOI
AFICTLREFRESHDONE		0-1	GIN	i	TOI
AFISEQBUSY		0-1	GOUT	p	TOI
AVLADDRESS		0-15	GOUT	p	TOI
AVLREAD			GOUT	p	TOI
AVLREADDATA		0-31	GIN	i	TOI
AVLRESETN			GOUT	p	TOI
AVLWAITREQUEST			GIN	i	TOI
AVLWRITE			GOUT	p	TOI
AVLWRITEDATA		0-31	GOUT	p	TOI
BONDINGIN	1-3	0-5	GOUT	p	TOI
BONDINGOUT	1-3	0-5	GIN	i	TOI
CTLCALREQ			GIN	i	TOI
GLOBALRESETN			GOUT	p	TOI
IAVSTCMDDATA	0-5	0-41	GOUT	p	TOI
IAVSTCMDRESETN	0-5		GOUT	p	TOI

continues o

Table 18 – continued from previous page

Port Name	Instance	able 18 – continued from previous pag	Route node type	Inverter	Dod
IAVSTRDCLK	0-3		DCMUX	р	TOI
IAVSTRDREADY	0-3		GOUT	p	TO
IAVSTRDRESETN	0-3		GOUT	p	TO
IAVSTWRACKREADY	0-5		GOUT	p	TO
IAVSTWRCLK	0-3		DCMUX	p	TO
IAVSTWRDATA	0-3	0-89	GOUT	p	TO
IAVSTWRRESETN	0-3		GOUT	p	TO
IOINTADDRACLR		0-15	GOUT	p	TO
IOINTADDRDOUT		0-63	GOUT	p	TO
IOINTAFICALFAIL			GIN	i	TO
IOINTAFICALSUCCESS			GIN	i	TO
IOINTAFIRLAT		0-4	GIN	i	TO
IOINTAFIWLAT		0-3	GIN	i	TO
IOINTBAACLR		0-2	GOUT	p	TO
IOINTBADOUT		0-11	GOUT	p	TO
IOINTCASNACLR		-	GOUT	p	TO
IOINTCASNDOUT		0-3	GOUT	p	TO
IOINTCKDOUT		0-3	GOUT	p	TO
IOINTCKEACLR		0-1	GOUT	p	TO
IOINTCKEDOUT		0-7	GOUT	p	TO
IOINTCKNDOUT		0-3	GOUT	p	TO
IOINTCSNACLR		0-1	GOUT	p	TO
IOINTCSNDOUT		0-7	GOUT	p	TO
IOINTDMDOUT		0-19	GOUT	p	TO
IOINTDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	GIN	i	TO
IOINTDQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	GOUT	p	TO
IOINTDQOE		0-15, 18-33, 36-51, 54-69, 72-87	GOUT	p	TO
IOINTDQSBDOUT		0-19	GOUT	p	TO
IOINTDQSBOE		0-9	GOUT	p	TO
IOINTDQSDOUT		0-19	GOUT	p	TO
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	p	TO
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT		TO
IOINTDQSLOGICDQSENA		0-9	GOUT	p p	TO
IOINTDQSLOGICFIFORESET		0-4	GOUT		TO
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	p n	TO
IOINTDQSLOGICINCWRPTR		0-9	GOUT	p p	TO
IOINTDQSLOGICOCT		0-9	GOUT		TO
IOINTDQSLOGICRDATAVALID		0-9	GIN	p i	TO
IOINTDQSLOGICREADLATENCY		0-24	GOUT		TO
IOINTDQSLOGICKEADLATENCT IOINTDQSOE		0-24	GOUT	p	TO
IOINTODTACLR		0-9	GOUT	p	TO
IOINTODTACLK		0-1	GOUT	p	TO
IOINTODIDOUI		U-1	GOUT	p	TO
IOINTRASNACLK IOINTRASNDOUT		0-3	GOUT	p	TO
IOINTRASNDOUT		0-3	GOUT	p	TO
IOINTRESETNACLK		0-3	GOUT	p	TO
		U-3		p	
IOINTWENDOLT		0.2	GOUT	p	TO
IOINTWENDOUT		0-3	GOUT	p	TO
LOCALDEEPPOWERDNACK			GIN	i	TO

continues of

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Doc
LOCALDEEPPOWERDNCHIP		0-1	GOUT	p	TOI
LOCALDEEPPOWERDNREQ			GOUT	p	TOI
LOCALINITDONE			GIN	i	TOI
LOCALPOWERDOWNACK			GIN	i	TOI
LOCALREFRESHACK			GIN	i	TOI
LOCALREFRESHCHIP		0-1	GOUT	p	TOI
LOCALREFRESHREQ			GOUT	p	TOI
LOCALSELFRFSHACK			GIN	i	TOI
LOCALSELFRFSHCHIP		0-1	GOUT	p	TOI
LOCALSELFRFSHREQ			GOUT	p	TOI
MMRADDR		0-9	GOUT	p	TOI
MMRBE			GOUT	р	TOI
MMRBURSTBEGIN			GOUT	p	TOI
MMRBURSTCOUNT		0-1	GOUT	p	TOI
MMRCLK			DCMUX	p	TOI
MMRRDATA		0-7	GIN	i	TOI
MMRRDATAVALID			GIN	i	TOI
MMRREADREQ			GOUT	p	TOI
MMRRESETN			GOUT	p	TOI
MMRWAITREQUEST			GIN	i	TOI
MMRWDATA		0-7	GOUT	p	TOI
MMRWRITEREQ			GOUT	p	TOI
OAMMREADY	0-5		GIN	i	TOI
ORDAVSTDATA	0-3	0-79	GIN	i	TOI
ORDAVSTVALID	0-3		GIN	i	TOI
OWRACKAVSTDATA	0-5		GIN	i	TOI
OWRACKAVSTVALID	0-5		GIN	i	TOI
PHYRESETN			GIN	i	TOI
PLLLOCKED			GOUT	p	TOI
PORTCLK	0-5		DCMUX	p	TOI
SCADDR		0-9	GOUT	p	TOI
SCANEN			GOUT	p	TOI
SCBE			GOUT	p	TOI
SCBURSTBEGIN			GOUT	p	TOI
SCBURSTCOUNT		0-1	GOUT	p	TOI
SCCLK			DCMUX	p	TOI
SCRDATA		0-7	GIN	i	TOI
SCRDATAVALID			GIN	i	TOI
SCREADREQ			GOUT	p	TOI
SCRESETN			GOUT	p	TOI
SCWAITREQUEST			GIN	i	TOI
SCWDATA		0-7	GOUT	p	TOI
SCWRITEREQ			GOUT	p	TOI
SOFTRESETN			GOUT	p	TOI

Port Name	Instance	Port bits	Dir	Remote port
DDIOPHYDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	<	GPIO:DATAIN
DDIOPHYDOSLOGICRDATAVALID		0-4	<	DOS16:RDATA VALID

Table 19 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port
PHYDDIOADDRACLR		0-15	>	GPIO:ACLR
PHYDDIOADDRDOUT		0-63	>	GPIO:DATAOUT
PHYDDIOBAACLR		0-2	>	GPIO:ACLR
PHYDDIOBADOUT		0-11	>	GPIO:DATAOUT
PHYDDIOCASNACLR			>	GPIO:ACLR
PHYDDIOCASNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOCKDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOCKEACLR		0-1	>	GPIO:ACLR
PHYDDIOCKEDOUT		0-7	>	GPIO:DATAOUT
PHYDDIOCKNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOCSNACLR		0-1	>	GPIO:ACLR
PHYDDIOCSNDOUT		0-7	>	GPIO:DATAOUT
PHYDDIODMDOUT		0-19	>	GPIO:DATAOUT
PHYDDIODQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	>	GPIO:DATAOUT
PHYDDIODQOE		0-15, 18-33, 36-51, 54-69, 72-87	>	GPIO:OEIN
PHYDDIODQSBDOUT		0-19	>	GPIO:DATAOUT
PHYDDIODQSBOE		0-9	>	GPIO:OEIN
PHYDDIODQSDOUT		0-19	>	GPIO:DATAOUT
PHYDDIODQSLOGICACLRFIFOCTRL		0-4	>	DQS16:ACLR_FIFOCTR
PHYDDIODQSLOGICACLRPSTAMBLE		0-4	>	DQS16:ACLR_PSTAMBI
PHYDDIODQSLOGICDQSENA		0-9	>	DQS16:NPOSTAMBLE
PHYDDIODQSLOGICFIFORESET		0-4	>	DQS16:FIFO_CORE_RES
PHYDDIODQSLOGICINCRDATAEN		0-9	>	DQS16:RDATA_EN
PHYDDIODQSLOGICINCWRPTR		0-9	>	DQS16:INCR_VFIFO
PHYDDIODQSLOGICOCT		0-9	>	DQS16:NOCT
PHYDDIODQSLOGICREADLATENCY		0-24	>	DQS16:RD_LATENCY
PHYDDIODQSOE		0-9	>	GPIO:OEIN
PHYDDIOODTACLR		0-1	>	GPIO:ACLR
PHYDDIOODTDOUT		0-7	>	GPIO:DATAOUT
PHYDDIORASNACLR			>	GPIO:ACLR
PHYDDIORASNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIORESETNACLR			>	GPIO:ACLR
PHYDDIORESETNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOWENACLR			>	GPIO:ACLR
PHYDDIOWENDOUT		0-3	>	GPIO:DATAOUT
PLLADDRCMDCLK			<	LVL:PLL_ADDR_CMD_0
PLLAFICLK			<	LVL:PLL_AFI_CLK
PLLAVLCLK			<	LVL:PLL_AVL_CLK

2.4.14 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: almost everything.

HPS_BOOT

Port Name	In-	Port bits	Route node type	In-	Documenta-
	stance			verter	tion
BOOT_FROM_FPGA_ON_FAILURE			GOUT	p	TODO
BOOT_FROM_FPGA_READY			GOUT	p	TODO
BSEL		0-2	GOUT	p	TODO
BSEL_EN			GOUT	p	TODO
CSEL		0-1	GOUT	p	TODO
CSEL_EN			GOUT	p	TODO

HPS_CLOCKS

This block contains 18 4-way muxes that select between HPS clocks and reset signals. The selected signals are routed to clock muxes.

Name	Instance	Type	Values	Default	Documentation
INPUT_SEL	0-17	Ram	0-3	3	Mux input selector

Port	Instance	Port	Dir	Remote port	Documentation
Name		bits			
CLKIN	2, 5, 8-9, 12, 15	0, 2	<	HPS_CLOCKS_RESETS:H2F_COLD	RISCOLD_EX
CLKIN	3, 5-6, 9-10, 16	0-2	<	HPS_CLOCKS_RESETS:H2F_RST_N	I I
CLKIN	0-1, 4-14, 17	0-2	<	HPS_CLOCKS_RESETS:H2F_USER_	CTLONDO
CLKIN	1, 3, 14, 16	2-3	<	HPS_JTAG:TCK	TODO
CLKIN	0, 2-4, 7-8, 11-13,	1-3	<	HPS_PERIPHERAL_EMAC:PHY_TX	CTEQDO
	15-17				
CLKIN	1, 3, 6, 10, 14, 16	2-3	<	HPS_PERIPHERAL_QSPI:SCLK_OU	TTODO
CLKIN	0-2, 4, 13-15, 17	1, 3	<	HPS_PERIPHERAL_SPI_MASTER:S	CIENO DOOUT
CLKIN	2, 5, 9, 15	2-3	<	HPS_TPIU_TRACE:TRACECLK	TODO
CLK-	9-12		>	CMUXHG:PLLIN	HPS clock output to
OUT					clock mux
CLK-	9-17		>	CMUXHR:PLLIN	HPS clock output to
OUT					clock mux
CLK-	5-8		>	CMUXVG:PLLIN	HPS clock output to
OUT					clock mux
CLK-	0-8		>	CMUXVR:PLLIN	HPS clock output to
OUT					clock mux

HPS_CLOCKS_RESETS

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
F2H_COLD_RST_REQ_N			GOUT	p	TODO
F2H_DBG_RST_REQ_N			GOUT	p	TODO
F2H_PENDING_RST_ACK			GOUT	p	TODO
F2H_PERIPH_REF_CLK			DCMUX	p	TODO
F2H_SDRAM_REF_CLK			DCMUX	p	TODO
F2H_WARM_RST_REQ_N			GOUT	p	TODO
H2F_PENDING_RST_REQ_N			GIN	i	TODO
PTP_REF_CLK			DCMUX	p	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
H2F_COLD_RST_N			>	HPS_CLOCKS:CLKIN	TODO
H2F_RST_N			>	HPS_CLOCKS:CLKIN	TODO
H2F_USER_CLK	0-2		>	HPS_CLOCKS:CLKIN	TODO

HPS_CROSS_TRIGGER

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ASICCTL		0-7	GIN	i	TODO
CLK			DCMUX	p	TODO
CLK_EN			GOUT	p	TODO
TRIG_IN		0-7	GOUT	p	TODO
TRIG_INACK		0-7	GIN	i	TODO
TRIG_OUT		0-7	GIN	i	TODO
TRIG_OUTACK		0-7	GOUT	p	TODO

HPS_DBG_APB

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
DBG_APB_DISABLE			GOUT	p	TODO
P_ADDR		0-17	GIN	i	TODO
P_ADDR_31			GIN	i	TODO
P_CLK			DCMUX	p	TODO
P_CLK_EN			GOUT	p	TODO
P_ENABLE			GIN	i	TODO
P_RDATA		0-31	GOUT	p	TODO
P_READY			GOUT	p	TODO
P_RESET_N			GIN	i	TODO
P_SEL			GIN	i	TODO
P_SLV_ERR			GOUT	p	TODO
P_WDATA		0-31	GIN	i	TODO
P_WRITE			GIN	i	TODO

HPS_DMA

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ACK	0-7		GIN	i	TODO
REQ	0-7		GOUT	p	TODO
SINGLE	0-7		GOUT	p	TODO

HPS_FPGA2HPS

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ARADDR		0-31	GOUT	р	TODO
ARBURST		0-1	GOUT	р	TODO
ARCACHE		0-3	GOUT	p	TODO
ARID		0-7	GOUT	р	TODO
ARLEN		0-3	GOUT	р	TODO
ARLOCK		0-1	GOUT	p	TODO
ARPROT		0-2	GOUT	p	TODO
ARREADY			GIN	i	TODO
ARSIZE		0-2	GOUT	р	TODO
ARUSER		0-4	GOUT	p	TODO
ARVALID			GOUT	p	TODO
AWADDR		0-31	GOUT	p	TODO
AWBURST		0-1	GOUT	p	TODO
AWCACHE		0-3	GOUT	p	TODO
AWID		0-7	GOUT	p	TODO
AWLEN		0-3	GOUT	p	TODO
AWLOCK		0-1	GOUT	p	TODO
AWPROT		0-2	GOUT	p	TODO
AWREADY			GIN	i	TODO
AWSIZE		0-2	GOUT	р	TODO
AWUSER		0-4	GOUT	p	TODO
AWVALID			GOUT	p	TODO
BID		0-7	GIN	i	TODO
BREADY			GOUT	p	TODO
BRESP		0-1	GIN	i	TODO
BVALID			GIN	i	TODO
CLK			DCMUX	р	TODO
PORT_SIZE_CONFIG		0-1	GOUT	р	TODO
RDATA		0-127	GIN	i	TODO
RID		0-7	GIN	i	TODO
RLAST			GIN	i	TODO
RREADY			GOUT	р	TODO
RRESP		0-1	GIN	i	TODO
RVALID			GIN	i	TODO
WDATA		0-127	GOUT	р	TODO
WID		0-7	GOUT	p	TODO
WLAST			GOUT	p	TODO
WREADY			GIN	i	TODO
WSTRB		0-15	GOUT	p	TODO
					les on next page

Table 20 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
WVALID			GOUT	p	TODO

HPS_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BONDING_OUT	1-2	0-3	GIN	i	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	p	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	p	TODO
CFG_CPORT_TYPE		0-11	GOUT	p	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	p	TODO
CFG_PORT_WIDTH		0-11	GOUT	p	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	p	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	p	TODO
CMD_DATA	0-5	0-59	GOUT	p	TODO
CMD_PORT_CLK	0-5		DCMUX	p	TODO
CMD_READY	0-5		GIN	i	TODO
CMD_VALID	0-5		GOUT	p	TODO
RD_CLK	0-3		DCMUX	p	TODO
RD_DATA	0-3	0-79	GIN	i	TODO
RD_READY	0-3		GOUT	p	TODO
RD_VALID	0-3		GIN	i	TODO
WRACK_DATA	0-5	0-9	GIN	i	TODO
WRACK_READY	0-5		GOUT	p	TODO
WRACK_VALID	0-5		GIN	i	TODO
WR_CLK	0-3		DCMUX	p	TODO
WR_DATA	0-3	0-89	GOUT	p	TODO
WR_READY	0-3		GIN	i	TODO
WR_VALID	0-3		GOUT	p	TODO

HPS_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ARADDR		0-29	GIN	i	TODO
ARBURST		0-1	GIN	i	TODO
ARCACHE		0-3	GIN	i	TODO
ARID		0-11	GIN	i	TODO
ARLEN		0-3	GIN	i	TODO
ARLOCK		0-1	GIN	i	TODO
ARPROT		0-2	GIN	i	TODO
ARREADY			GOUT	p	TODO
ARSIZE		0-2	GIN	i	TODO
ARVALID			GIN	i	TODO
AWADDR		0-29	GIN	i	TODO
AWBURST		0-1	GIN	i	TODO
AWCACHE		0-3	GIN	i	TODO
AWID		0-11	GIN	i	TODO

Table 21 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
AWLEN		0-3	GIN	i	TODO
AWLOCK		0-1	GIN	i	TODO
AWPROT		0-2	GIN	i	TODO
AWREADY			GOUT	p	TODO
AWSIZE		0-2	GIN	i	TODO
AWVALID			GIN	i	TODO
BID		0-11	GOUT	p	TODO
BREADY			GIN	i	TODO
BRESP		0-1	GOUT	p	TODO
BVALID			GOUT	p	TODO
CLK			DCMUX	p	TODO
PORT_SIZE_CONFIG		0-1	GOUT	p	TODO
RDATA		0-127	GOUT	p	TODO
RID		0-11	GOUT	p	TODO
RLAST			GOUT	p	TODO
RREADY			GIN	i	TODO
RRESP		0-1	GOUT	p	TODO
RVALID			GOUT	p	TODO
WDATA		0-127	GIN	i	TODO
WID		0-11	GIN	i	TODO
WLAST			GIN	i	TODO
WREADY			GOUT	p	TODO
WSTRB		0-15	GIN	i	TODO
WVALID			GIN	i	TODO

HPS_HPS2FPGA_LIGHT_WEIGHT

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ARADDR		0-20	GIN	i	TODO
ARBURST		0-1	GIN	i	TODO
ARCACHE		0-3	GIN	i	TODO
ARID		0-11	GIN	i	TODO
ARLEN		0-3	GIN	i	TODO
ARLOCK		0-1	GIN	i	TODO
ARPROT		0-2	GIN	i	TODO
ARREADY			GOUT	p	TODO
ARSIZE		0-2	GIN	i	TODO
ARVALID			GIN	i	TODO
AWADDR		0-20	GIN	i	TODO
AWBURST		0-1	GIN	i	TODO
AWCACHE		0-3	GIN	i	TODO
AWID		0-11	GIN	i	TODO
AWLEN		0-3	GIN	i	TODO
AWLOCK		0-1	GIN	i	TODO
AWPROT		0-2	GIN	i	TODO
AWREADY			GOUT	p	TODO
AWSIZE		0-2	GIN	i	TODO
AWVALID			GIN	i	TODO

Table 22 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BID		0-11	GOUT	p	TODO
BREADY			GIN	i	TODO
BRESP		0-1	GOUT	p	TODO
BVALID			GOUT	p	TODO
CLK			DCMUX	p	TODO
RDATA		0-31	GOUT	p	TODO
RID		0-11	GOUT	p	TODO
RLAST			GOUT	p	TODO
RREADY			GIN	i	TODO
RRESP		0-1	GOUT	p	TODO
RVALID			GOUT	p	TODO
WDATA		0-31	GIN	i	TODO
WID		0-11	GIN	i	TODO
WLAST			GIN	i	TODO
WREADY			GOUT	p	TODO
WSTRB		0-3	GIN	i	TODO
WVALID			GIN	i	TODO

HPS_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CAN		0-1	GIN	i	TODO
CLKMGR			GIN	i	TODO
CTI_IRQ		0-1	GIN	i	TODO
DMA_ABORT			GIN	i	TODO
DMA_IRQ		0-7	GIN	i	TODO
EMAC		0-1	GIN	i	TODO
FPGA_MAN			GIN	i	TODO
HGPIO		0-2	GIN	i	TODO
I2C		0-1	GIN	i	TODO
I2C_EMAC		0-1	GIN	i	TODO
IRQ		0-63	GOUT	p	TODO
L4SP		0-1	GIN	i	TODO
MPUWAKEUP			GIN	i	TODO
NAND			GIN	i	TODO
OSC		0-1	GIN	i	TODO
QSPI			GIN	i	TODO
SDMMC			GIN	i	TODO
SPI		0-3	GIN	i	TODO
UART		0-1	GIN	i	TODO
USB		0-1	GIN	i	TODO
WDOG		0-1	GIN	i	TODO

HPS_JTAG

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
NENAB_JTAG			GIN	i	TODO
NTRST			GIN	i	TODO
TCK			GIN	i	TODO
TDI			GIN	i	TODO
TMS			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
TCK			>	HPS_CLOCKS:CLKIN	TODO

HPS_LOAN_IO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
INPUT_ONLY		0-13	GIN	i	TODO
LOANIO_IN		0-70	GIN	i	TODO
LOANIO_OE		0-70	GOUT	p	TODO
LOANIO_OUT		0-70	GOUT	p	TODO

HPS_MPU_EVENT_STANDBY

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
EVENTI			GOUT	p	TODO
EVENTO			GIN	i	TODO
STANDBYWFE		0-1	GIN	i	TODO
STANDBYWFI		0-1	GIN	i	TODO

HPS_MPU_GENERAL_PURPOSE

This block provides one input and one output 32 bits port directly accessible from the arm cores at 0xff706010 (arm to fpga) and 0xff706014 (fpga to arm).

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
GP_IN		0-31	GOUT	p	Port from fpga to arm
GP_OUT		0-31	GIN	i	Port from arm to fpga

HPS_PERIPHERAL_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
RXD			GOUT	p	TODO
TXD			GIN	i	TODO

HPS_PERIPHERAL_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLK_RX_I			DCMUX	p	TODO
CLK_TX_I			DCMUX	p	TODO
GMII_MDC_O			GIN	i	TODO
GMII_MDI_I			GOUT	p	TODO
GMII_MDO_O			GIN	i	TODO
GMII_MDO_O_E			GIN	i	TODO
PHY_COL_I			GOUT	p	TODO
PHY_CRS_I			GOUT	p	TODO
PHY_RXDV_I			GOUT	p	TODO
PHY_RXD_I		0-7	GOUT	p	TODO
PHY_RXER_I			GOUT	p	TODO
PHY_TXD_O		0-7	GIN	i	TODO
PHY_TXEN_O			GIN	i	TODO
PHY_TXER_O			GIN	i	TODO
PTP_AUX_TS_TRIG_I			GOUT	p	TODO
PTP_PPS_O			GIN	i	TODO
RST_CLK_RX_N_O			GIN	i	TODO
RST_CLK_TX_N_O			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
PHY_TXCLK_O			>	HPS_CLOCKS:CLKIN	TODO

HPS_PERIPHERAL_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
OUT_CLK			GIN	i	TODO
OUT_DATA			GIN	i	TODO
SCL			DCMUX	p	TODO
SDA			GOUT	p	TODO

HPS_PERIPHERAL_NAND

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ADQ_IN		0-7	GOUT	p	TODO
ADQ_OE			GIN	i	TODO
ADQ_OUT		0-7	GIN	i	TODO
ALE			GIN	i	TODO
CEBAR		0-3	GIN	i	TODO
CLE			GIN	i	TODO
RDY_BUSY		0-3	GOUT	p	TODO
REBAR			GIN	i	TODO
WEBAR			GIN	i	TODO
WPBAR			GIN	i	TODO

HPS_PERIPHERAL_QSPI

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
MI	0-3		GOUT	p	TODO
MO	0-3		GIN	i	TODO
N_MO_EN		0-3	GIN	i	TODO
N_SS_OUT		0-3	GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
SCLK_OUT			>	HPS_CLOCKS:CLKIN	TODO

HPS_PERIPHERAL_SDMMC

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CARD_INTN_I			GOUT	p	TODO
CCLK_OUT			GIN	i	TODO
CDN_I			GOUT	p	TODO
CLK_IN			GOUT	p	TODO
CMD_EN			GIN	i	TODO
CMD_I			GOUT	p	TODO
CMD_O			GIN	i	TODO
DATA_EN		0-7	GIN	i	TODO
DATA_I		0-7	GOUT	p	TODO
DATA_O		0-7	GIN	i	TODO
PWR_ENA_O			GIN	i	TODO
RSTN_O			GIN	i	TODO
VS_O			GIN	i	TODO
WP_I			GOUT	p	TODO

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
RXD			GOUT	p	TODO
SS	0-3		GIN	i	TODO
SSI_OE			GIN	i	TODO
SS_IN			GOUT	p	TODO
TXD			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port Documenta	
SCLK_OUT			>	HPS_CLOCKS:CLKIN	TODO

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
RXD			GOUT	p	TODO
SCLK_IN			DCMUX	p	TODO
SSI_OE			GIN	i	TODO
SS_IN			GOUT	p	TODO
TXD			GIN	i	TODO

HPS_PERIPHERAL_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CTS			GOUT	p	TODO
DCD			GOUT	p	TODO
DSR			GOUT	p	TODO
DTR			GIN	i	TODO
OUT	1-2		GIN	i	TODO
RI			GOUT	p	TODO
RTS			GIN	i	TODO
RXD			GOUT	p	TODO
TXD			GIN	i	TODO

HPS_PERIPHERAL_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLK			DCMUX	p	TODO
DATAIN		0-7	GOUT	p	TODO
DATAOUT		0-7	GIN	i	TODO
DATA_OUT_EN		0-7	GIN	i	TODO
DIR			GOUT	p	TODO
NXT			GOUT	p	TODO
STP			GIN	i	TODO

HPS_STM_EVENT

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
STM_EVENT		0-27	GOUT	p	TODO

HPS_TEST

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	p	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	p	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	p	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	p	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	p	TODO
DFT_IN_FPGA_BISTEN			GOUT	p	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	p	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	p	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	p	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	p	TODO
DFT_IN_FPGA_BIST_SE			GOUT	p	TODO
DFT_IN_FPGA_CANTESTEN	0-1		GOUT	p	TODO
DFT_IN_FPGA_CFGTESTEN			GOUT	p	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGATTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGTMTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DDR2XDQSTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DLLNRST			GOUT	p	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	p	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	p	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	p	TODO
DFT_IN_FPGA_ECCBYP			GOUT	p	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	p	TODO

Table 23 – continued from previous page

	– continued				_
Port Name	Instance	Port bits	Route node type	Inverter	Documentation
DFT_IN_FPGA_F2SAXICLK_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_F2SPCLKDBG_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_FMBHNIOTRI			GOUT	p	TODO
DFT_IN_FPGA_FMCSREN			GOUT	p	TODO
DFT_IN_FPGA_FMNIOTRI			GOUT	p	TODO
DFT_IN_FPGA_FMPLNIOTRI			GOUT	p	TODO
DFT_IN_FPGA_GPIODBTESTEN			GOUT	p	TODO
DFT_IN_FPGA_HIOCLKIN0			GOUT	p	TODO
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_HIOSCANEN			GOUT	p	TODO
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	p	TODO
DFT_IN_FPGA_HIOSCLR			GOUT	p	TODO
DFT_IN_FPGA_IPSCCLK			GOUT	p	TODO
DFT_IN_FPGA_IPSCENABLE		0-11	GOUT	p	TODO
DFT_IN_FPGA_IPSCIN			GOUT	p	TODO
DFT_IN_FPGA_IPSCUPDATE			GOUT	p	TODO
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_MAINTESTEN	3-4		GOUT	p	TODO
DFT_IN_FPGA_MEM_CPU_SI			GOUT	p	TODO
DFT_IN_FPGA_MEM_L2_SI			GOUT	p	TODO
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	p	TODO
DFT_IN_FPGA_MEM_SE			GOUT	p	TODO
DFT_IN_FPGA_MPTESTEN	3-4		GOUT	p	TODO
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	p	TODO
DFT_IN_FPGA_MPUPERITESTEN			GOUT	p	TODO
DFT_IN_FPGA_MPUTESTEN			GOUT	p	TODO
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	p	TODO
DFT_IN_FPGA_MTESTEN			GOUT	p	TODO
DFT_IN_FPGA_NANDTESTEN			GOUT	p	TODO
DFT IN FPGA NANDXTESTEN			GOUT	p	TODO
DFT IN FPGA OCTCLKENUSR			GOUT	p	TODO
DFT_IN_FPGA_OCTCLKUSR			GOUT	p	TODO
DFT_IN_FPGA_OCTENSERUSER			GOUT	p	TODO
DFT_IN_FPGA_OCTNCLRUSR			GOUT	p	TODO
DFT_IN_FPGA_OCTS2PLOAD			GOUT	p	TODO
DFT_IN_FPGA_OCTSCANCLK			GOUT		TODO
DFT_IN_FPGA_OCTSCANEN			GOUT	p p	TODO
DFT IN FPGA OCTSCANIN			GOUT		TODO
DFT IN FPGA OCTSERDATA			GOUT	p	TODO
DFT IN FPGA OSCITESTEN			GOUT	p	TODO
DFT_IN_FPGA_OSCITESTEN DFT_IN_FPGA_PIPELINE_SE_ENABLE			GOUT	p	TODO
DFT_IN_FPGA_PLLBYPASS			GOUT	p	TODO
DFT_IN_FPGA_PLLBYPASS_SEL			GOUT	p	TODO
				p	
DFT_IN_FPGA_PLLTEST_INPUT_EN			GOUT	p	TODO
DFT_IN_FPGA_PLL_ADVANCE	1.2		GOUT	p	TODO
DFT_IN_FPGA_PLL_BG_PWRDN	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_BG_RESET	1-3	0.11	GOUT	p	TODO
DFT_IN_FPGA_PLL_BWADJ		0-11	GOUT	p	TODO
DFT_IN_FPGA_PLL_CLKF		0-12	GOUT	p	TODO

Table 23 - continued from previous page

Port Name	continuedInstance	Port bits	Route node type	Inverter	Documentation
DFT_IN_FPGA_PLL_CLKOD	Instance	0-8	GOUT		TODO
DFT_IN_FPGA_PLL_CLKOD DFT_IN_FPGA_PLL_CLKR		0-8	GOUT	p	TODO
	1-3	0-3	GOUT	p	TODO
DFT_IN_FPGA_PLL_CLK_SELECT	1-3			p	
DFT_IN_FPGA_PLL_ENSAT			GOUT	p	TODO
DFT_IN_FPGA_PLL_FASTEN	1.2		GOUT	p	TODO
DFT_IN_FPGA_PLL_OUTRESET	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_OUTRESETALL	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_PWRDN	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_EXT_SEL			GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_PWRDN	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_RESET	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_TEST_DRV			GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_TEST_OUT			GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_TEST_REP			GOUT	p	TODO
DFT_IN_FPGA_PLL_REG_TEST_SEL	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_RESET	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_STEP			GOUT	p	TODO
DFT_IN_FPGA_PLL_TEST	1-3		GOUT	p	TODO
DFT_IN_FPGA_PLL_TESTBUS_SEL		0-4	GOUT	p	TODO
DFT_IN_FPGA_PSTDQSENA			GOUT	p	TODO
DFT_IN_FPGA_QSPITESTEN			GOUT	р	TODO
DFT_IN_FPGA_S2FAXICLK_TESTEN			GOUT	р	TODO
DFT_IN_FPGA_SCANIN		0-389	GOUT	p	TODO
DFT_IN_FPGA_SCAN_EN		0	GOUT	p	TODO
DFT_IN_FPGA_SDMMCTESTEN			GOUT	p	TODO
DFT_IN_FPGA_SPIMTESTEN			GOUT	p	TODO
DFT_IN_FPGA_SPTESTEN	3-4		GOUT	p	TODO
DFT_IN_FPGA_TEST_CKEN			GOUT	p	TODO
DFT_IN_FPGA_TEST_CLK			DCMUX	p	TODO
DFT_IN_FPGA_TEST_CLKOFF			GOUT	p	TODO
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_USBMPTESTEN		0	GOUT	p	TODO
DFT IN FPGA USBULPICLK TESTEN		0-1	GOUT	p	TODO
DFT_IN_FPGA_VIOSCANCLK_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_VIOSCANEN			GOUT	p	TODO
DFT IN FPGA VIOSCANIN			GOUT	p	TODO
DFT_IN_HPS_TESTMODE_N			GOUT	p	TODO
DFT_OUT_FPGA_BIST_CPU_SO			GIN	i	TODO
DFT_OUT_FPGA_BIST_L2_SO			GIN	i	TODO
DFT_OUT_FPGA_BIST_PERI_SO	0-2		GIN	i	TODO
DFT_OUT_FPGA_DLLLOCKED	0 2		GIN	i	TODO
DFT OUT FPGA DLLSETTING		0-6	GIN	i	TODO
DFT_OUT_FPGA_DLLUPDWNCORE		0-0	GIN	i	TODO
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	i	TODO
DFT_OUT_FPGA_HIODQSOUT		0-44	GIN		TODO
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	i	TODO
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	i	TODO
				i	
DFT_OUT_FPGA_HIOSCANOUT		0-1	GIN	i	TODO
DFT_OUT_FPGA_IPSCOUT		0-4	GIN	i	TODO

Table 23 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
DFT_OUT_FPGA_MEM_CPU_SO			GIN	i	TODO
DFT OUT FPGA MEM L2 SO			GIN	i	TODO
DFT OUT FPGA MEM PERI SO	0-2		GIN	i	TODO
DFT OUT FPGA OCTCLKUSRDFT			GIN	i	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	i	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	i	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	i	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	i	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	i	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	i	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	i	TODO
DFT_OUT_FPGA_VIOSCANOUT			GIN	i	TODO
DFX_IN_FPGA_T2_CLK			GOUT	p	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	p	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	p	TODO
DFX_OUT_FPGA_DATA		0-17	GIN	i	TODO
DFX_OUT_FPGA_DCLK			GIN	i	TODO
DFX_OUT_FPGA_OSC1_CLK			GIN	i	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	i	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	i	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE		0-4	GIN	i	TODO
DFX_OUT_FPGA_T2_DATAOUT			GIN	i	TODO
DFX_SCAN_CLK			GOUT	p	TODO
DFX_SCAN_DIN			GOUT	p	TODO
DFX_SCAN_DOUT			GIN	i	TODO
DFX_SCAN_EN			GOUT	p	TODO
DFX_SCAN_LOAD			GOUT	p	TODO
F2S_CTRL			GOUT	p	TODO
F2S_JTAG_ENABLE_CORE			GOUT	p	TODO

HPS_TPIU_TRACE

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
TRACECLKIN			DCMUX	p	TODO
TRACECLK_CTL			GOUT	p	TODO
TRACE_DATA		0-31	GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
TRACECLK			>	HPS_CLOCKS:CLKIN	TODO

2.5 Options

Name	Туре	Values	Default	Documentation		
AL-	Bool	t/f	t	TODO		
LOW_DEVICE_WIDE_OUTPUT_ENABLE_DIS						
COMPRES-	Bool	t/f	f	Bitstream compres-		
SION_DIS				sion flag		
CRC_DIVIDE_ORDI	ERNum	• 0-8	8	TODO		
CRC_ERROR_DETE	CBBON_EN	t/f	f	TODO		
CVPCIE_MODE	Ram	0-3	0	TODO		
CVP_CONF_DONE_	E B ool	t/f	t	TODO		
DE-	Bool	t/f	t	TODO		
VICE_WIDE_RESET	_EN					
DRIVE_STRENGTH	Ram	0-3	1	TODO		
EXTER-	Num	. 10	100	Choose the (rough,		
NAL_CLK_SPI		• 12 • 25		+/- 20%) frequency		
		• 23		of the internal oscil-		
		• 100		lator		
		100				
IDCODE	Ram	00-ff		Low 8 bits of the ID-		
				CODE of the device		
IOCSR_READY_FRO	DMoGISR_DONE_EN	t/f	t	TODO		
JTAG_ID	Ram	32 bits	ffffff	32-bits JTAG id		
NCEO_DIS	Bool	t/f	t	TODO		
OCT_DONE_DIS	Bool	t/f	t	TODO		
OPT_A	Ram	0000-ffff		TODO		
OPT_B	Ram	64 bits		TODO		
RE-	Bool	t/f	t	TODO		
LEASE_CLEARS_BEFORE_TRISTATES_DIS						
RETRY_CONFIG_O	N <u>B</u> GRIROR_EN	t/f	t	TODO		
START_UP_CLOCK	Ram	00-ff	3f	TODO		

2.5. Options 135

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Грит	Time	Dina	Ciza in mm	Ciao in nino
Enum	Туре	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
 char pcie, gxb, hmc;
 uint16_t io, gpio;
};
struct variant_info {
  const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die_info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
 // ...
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- · variant its associated variant_info
- package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- · gpio number of fpga-usable gpios

The Variant fields are:

• name - name of the variant, for instance se120b

- · die its associated die info
- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

```
using pos_t = uint16_t;  // Tile position

static constexpr uint32_t pos2x(pos_t xy);
static constexpr uint32_t pos2y(pos_t xy);
static constexpr pos_t xy2pos(uint32_t x, uint32_t y);
```

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t y, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
```

(continued from previous page)

```
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                               // Port node id
enum block_type_t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex, int16_
→t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_t_
→bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt(pnode_t pn);
constexpr uint32_t     pn2y (pnode_t pn);
                   pn2bi(pnode_t pn);
constexpr int8_t
constexpr int16_t
                     pn2pi(pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE, and pnode_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

```
std::vector<pnode_t> p2p_from(pnode_t pn) const;
pnode_t p2p_to(pnode_t pn) const;
```

These two methods allow to find the direct connections between logic port nodes of different logic blocks. The connections being 1:N the p2p_from method can give multiple results while p2p_to only answers one node or the value 0

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Clock mux blocks management

The link information provided earlier in the documentation for the clock muxes is available in those tables. The first index or the table is the clock number, the second the value of the input_sel register. The first element of the pair is a CMUX_* constant with the name derived from the table (f.i. CMUX_CLKPIN_SEL) and the second the instance number

3.7 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, m10k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

Alternatively the pos_get_bels() method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;
```

(continues on next page)

(continued from previous page)

```
struct bmux_setting_t {
 block_type_t btype;
 pos_t pos;
 bmux_type_t mux;
 int midx;
 int type;
 bool def:
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
}:
int bmux_type(block_type_t btype, pos_t pos, bmux_type_t mux, int midx) const;
bool bmux_get(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_setting_t &
→s) const;
bool bmux_set(const bmux_setting_t &s);
bool bmux_m_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_type_t s);
bool bmux_n_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint32_t s);
bool bmux_b_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bool s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint64_t s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, const_
std::vector<bmux_setting_t> bmux_get() const;
```

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.8 Inverters management

```
enum invert_t {
    INV_NO,
    INV_YES,
    INV_PROGRAMMABLE,
    INV_UNKNOWN
};
invert_t rnode_is_inverting(rnode_t node) const;
```

The rnode_is_inverting method allows to know whether a given rnode is inverting. The information is not yet available for all nodes though.

```
struct inv_setting_t {
  rnode_t node;
  bool value;
```

(continues on next page)

(continued from previous page)

```
bool def;
};
std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.9 Pin/package management

```
enum pin_flags_t : uint32_t {
  PIN_IO_MASK = 0x00000007,
  PIN_DPP = 0x00000001, // Dedicated Programming Pin
PIN_HSSI = 0x00000002, // High Speed Serial Interface input
PIN_JTAG = 0x00000003, // JTAG
PIN_GPIO = 0x00000004, // General-Purpose I/O
  PIN_HPS = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
  PIN_DQS
                   = 0x00000020,
  \begin{array}{lll} {\tt PIN\_DQS\_DIS} & = & 0 x 0 0 0 0 0 0 3 0 \,, \\ {\tt PIN\_DQSB} & = & 0 x 0 0 0 0 0 0 4 0 \,, \end{array}
  PIN_DQSB_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00,
  PIN_DO_NOT_USE = 0x00000100,
  PIN\_GXP\_RREF = 0x00000200,
  PIN_NC
              = 0 \times 000000300
               = 0x00000400,
  PIN VCC
  PIN_VCCL_SENSE = 0x00000500,
  PIN_{VCCN} = 0x00000600,
  PIN_VCCPD = 0x00000700,
PIN_VREF = 0x00000800,
PIN_VSS = 0x00000900,
  PIN_VSS_SENSE = 0x000000a00,
};
struct pin_info_t {
  uint8_t x;
  uint8_t v;
  uint16_t pad;
  uint32_t flags;
  const char *name;
  const char *function;
  const char *io_block;
  double r, c, 1, length;
  int delay_ps;
```

(continues on next page)

(continued from previous page)

```
int index;
};

const pin_info_t *pin_find_pos(pos_t pos, int index) const;
const pin_info_t *pin_find_pnode(pnode_t pn) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay_ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination. The pin_find_pos method looks up a pin from a gpio or hmc pnode.

3.10 Options

```
struct opt_setting_t {
  bmux_type_t mux;
 bool def;
 int type;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
  std::vector<uint8_t> r;
};
int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.11 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

3.12 HMC bypass

```
pnode_t hmc_get_bypass(pnode_t pn) const;
```

The hmc_get_bypass method gives the associated HMC port to a given one when in bypass mode. Specifically, to find the rnode corresponding to a given GPIO port connected to the HMC in bypass mode do:

- Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN). There should be only one even in the p2p_from case.
- Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independent)
- Get the associated routing node with pnode_to_rnode.

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

mistral-cv bels <model>

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory and generated compressed per-die binary data that is embedded in the library. The source code generation is currently done with python programs (tools directory) and the binary data through the routes-to-bin executable.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001_

-3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.004.

→0003
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

5.3 Block muxes

The lists of block muxes and options muxes are independant of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by '|', or they're set as one set per line start with an indented '*'.

The lab, mlab, ml0k, mlab and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.9 Binary data

5.9.1 Generation and embedding

The binary blocks are accessible as individual files as <chip>-r.bin in the libmistral build subdirectory. They're embedded into object files and linked in the library where they're accessed through symbols _binary_<chip>_r_bin_start and _binary_<chip>_r_bin_end.

The .bin files are generated with the routes-to-bin executable:

routes-to-bin mistral/data <chip> build/libmistral

The decompressed data starts by a header and is followed by a number of data blocks.

5.4. Logic blocks

5.9.2 Header

```
uint32_t off_rnode
uint32_t off_rnode_end
uint32_t off_rnode_hash
uint32_t off_line_info
uint32_t size_rnode_hash
uint32_t count_rnode
```

- off_rnode: offset from the start of the data of the routing node information block
- off_rnode: offset from the start of the data of the end of the routing node information block
- off_rnode_hash: offset from the start of the data of the routing node hash block
- off_line_info: offset from the start of the data of the line information block
- size_rnode_hash: number of entries in the routing node hash block
- count_rnode: number of routing nodes

5.9.3 Routing node information block

This block consists of a sequence of variable-length records, one per node. The non-variable part is in the structure rnode_base.

```
rnode_t node
uint8_t pattern
uint8_t target_count
uint16_t line_info_index
uint16_t driver_position
uint16_t padding
uint32_t fw_pos
rnode_t sources[]
union {float, rnode_t} targets[]
uint16_t target_positions[]
/* aligned to 32 bits */
```

- node: id of the routing node
- pattern: pattern number of the mux, 0xff if none
- target_count: number of taps on the metal line (can be zero)
- line_info_index: index in the line info table to the physical characteristics of the line (0xffff if none)
- driver_position: position of the driver in the line
- fw_pos: position of the mux in the firmware as x + y*width (0 if none)
- sources[]: array of sources, size = rmux patterns[pattern].span
- target[]: array of targets, either rnode_t or float with the capacitance
- target_position: array of the target positions along the line, bit 15 = target is a capacitance

The position of the end of the block is available in the global header to know when to stop when scanning. The class method rnode_next allows to go from one rnode_base to the next. The class method rnode_sources provides a pointer to the start of the sources array from the rnode_base object. The class method rnode_targets_rnode gives the target

array as a const rnode_t *, rnode_targets_caps gives the target array as const float *, rnode_targets_pos the positions as const uint16 t *.

5.9.4 Routing node hash

The block is composed of two parts, an opaque block with the bdz-ph lookup data, and a table of offsets in the routing node information block. The table is a offset size rnode opaque hash inside the block.

The method rnode_lookup does the hash lookup and provides a pointer to the rnode_base if the node exists.

5.9.5 Line information block

The block is an array of rnode_line_information structures.

```
float tc1
float tc2
float r85
float c
uint32_t length
```

- tc1: temperature compensation order 1 coefficient
- tc2: temperature compensation order 2 coefficient
- r85: resistance at 85C in ohms/um
- c: capacitance in fF/um
- length: length of the line in um

The temperature compensation formula for the resistance is based on a 2nd-order model around 25C: tc(t) = 1 + tc1 * (t-25) + tc2 * (t-25)**2. The resistance for a given temperature is r(t) = r85 * tc(t) / tc(85).

Some lines have length 1, it just means the drivers and taps are at the extremities only and the length has been folded in.

5.9. Binary data