Mistral documentation

Release 1.0

CONTENTS

1	The (Cyclone V FPGA
	1.1	The FPGAs
	1.2	Bitstream stucture
	1.3	Logic blocks
	1.4	Routing network
	1.5	Programmable inverters
2	Cycle	oneV internals description
	2.1	Routing network
	2.2	Inner logic blocks
	2.3	Peripheral logic blocks
	2.4	Options
3	Cycle	oneV library usage
	3.1	Library structure
	3.2	Packages
	3.3	Model information
	3.4	pos, rnode and pnode
	3.5	Routing network management
	3.6	Logic block management
	3.7	Inverters management
	3.8	Pin/package management
	3.9	Options
	3.10	Bitstream management
	3.11	HMC bypass
4	The 1	mistral-cv command-line program 129
	4.1	models
	4.2	routes
	4.3	routes2
	4.4	cycle
	4.5	bels
	4.6	decomp
	4.7	comp
	4.8	diff
5	Mist	ral CycloneV library internals
	5.1	Structure
	5.2	Routing data
	5.3	Block muxes

5.4	Logic blocks	.33
5.5	Inverters	.33
5.6	Forced-1 bits	.33
5.7	Packages	.33
5.8	Models	33

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell $9 \rightarrow \text{cells } 0-9 \rightarrow \text{lab } (x, u-1)$ cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

Name	Instance	Type	Values	Default	Documenta-
					tion
ARITH_SEL	0-9	Mux		lut	Select whether
			• adder		the data input
			• lut		of the FF is the
					LUTs or the
					adder

Table 1 – continued from previous page

Name	Inotonoo		Values	<u> </u>	Dooumonto
Name	Instance	Туре	values	Default	Documenta- tion
BCLK_SEL	0-9	Mux		off	Select the clock
			• off		input to the two
			• clk0		bottom FFs
			• clk1		
			• clk2		
			CIAZ		
BCLR_SEL	0-9	Num		0	Select the aclr
			• 0-1		input to the two
					bottom FFs
BDFF0	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1L	0-9	Mux		reg	Select between
221112		111011	• reg	198	LUT and FF for
			• nlut		that output
			mut		mai output
BEF_SEL	0-9	Mux		e	Select which in-
			• e		put goes to the
			• f		sdata input of
					the two bottom
BPKREG0	0-9	Bool	t/f	f	FFs Force the top FF
DI KKLO0	0-7	Bool	01	1	of the bottom
					half to get its in-
					put from tef_sel
BPKREG1	0-9	Bool	t/f	f	Force the bot-
DEKKEUI	0-9	BOOI	V1	1	tom FF of the
					bottom half to
					get its input from tef sel
BSCLR_DIS	0-9	Bool	t/f	f	Disable sync
					clear for the
					bottom half
BSLOAD_EN	0-9	Bool	t/f	f	Select whether
					to enable the
					sync load line of
					the two bottom
					FFs
B_FEEDBACK_	SHI -9	Num		0	Select which of
			• 0-1		the FFs goes to
					the bottom feed-
					back line
L					ntinues on nevt nage

Table 1 – continued from previous page

Name	Inctance		Values	Default	Documenta-
INAITIE	Instance	Туре	values	Delault	
T TITE NA CIA	0.0		C41!:		tion
LUT_MASK	0-9	Ram	64 bits	0	LUT values, A
					has bits 0-15, B
					16-23, C 24-31,
					D 32-47, E 48-
					55. F 56-63
MODE	0-9	Mux		16	Connectivity
			• 15		mode of the cell
			• 15_ft		mode of the cen
			• 15_fb		
			• 15_ftb		
			• 16		
			• 16_ft		
			• 16_fb		
			• 16_ftb		
			• 17_e0		
			• 17_e0_ft		
			• 17_e0_fb		
			• 17_e0_ftb		
			• 17_e1		
			• 17_c1		
			• 17_e1_fb		
			• 17_e1_ftb		
CHADE	0.0	D 1	1/6	f	D
SHARE	0-9	Bool	t/f	I	Route the share
					line to the addi-
					tion
TCLK_SEL	0-9	Mux		off	Select the clock
			• off		input to the two
			• clk0		top FFs
			• clk1		
			• clk2		
TCLR_SEL	+	1			The state of the s
_	0-9	Num		0	Select the aclr
	0-9	Num	• 0-1	0	
	0-9	Num	• 0-1	0	input to the two
TDFF0			• 0-1		input to the two top FFs
TDFF0	0-9	Num Mux		0 reg	input to the two top FFs Select between
TDFF0			• reg		input to the two top FFs Select between LUT and FF for
TDFF0					input to the two top FFs Select between
	0-9	Mux	• reg	reg	input to the two top FFs Select between LUT and FF for that output
TDFF0			• reg • nlut		input to the two top FFs Select between LUT and FF for that output Select between
	0-9	Mux	• reg • nlut • reg	reg	input to the two top FFs Select between LUT and FF for that output Select between LUT and FF for
	0-9	Mux	• reg • nlut	reg	input to the two top FFs Select between LUT and FF for that output Select between
TDFF1	0-9	Mux	• reg • nlut • reg	reg	input to the two top FFs Select between LUT and FF for that output Select between LUT and FF for that output
	0-9	Mux	• reg • nlut • reg • nlut	reg	input to the two top FFs Select between LUT and FF for that output Select between LUT and FF for that output Select between LUT and FF for that output
TDFF1	0-9	Mux	• reg • nlut • reg • nlut	reg	input to the two top FFs Select between LUT and FF for that output Select between LUT and FF for that output Select between LUT and FF for that output
TDFF1	0-9	Mux	• reg • nlut • reg • nlut	reg	input to the two top FFs Select between LUT and FF for that output Select between LUT and FF for that output Select between LUT and FF for that output
TDFF1	0-9	Mux	• reg • nlut • reg • nlut	reg	input to the two top FFs Select between LUT and FF for that output Select between LUT and FF for that output Select between LUT and FF for that output

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
TEF_SEL	0-9	Mux		e	Select which in-
			• e		put goes to the
			• f		sdata input of
			- 10		the two top FFs
TPKREG0	0-9	Bool	t/f	f	Force the top FF
					of the top half
					to get its input
TDVDEC1	0.0	D = -1	t/f	£	from tef_sel Force the bot-
TPKREG1	0-9	Bool	VI	f	tom FF of the
					top half to get
					its input from
					tef_sel
TSCLR_DIS	0-9	Bool	t/f	f	Disable sync
ISCLK_DIS	0-9	Bool	V1	1	clear for the top
					half
TSLOAD_EN	0-9	Bool	t/f	f	Select whether
			"-		to enable the
					sync load line of
					the two top FFs
T_FEEDBACK_	SB 0 -9	Num		0	Select which of
			• 0-1		the FFs goes to
					the top feedback
					line
ACLR0_INV		Bool	t/f	f	Optional in-
					verter for
					asynchronous
		7.5			clear 0
ACLR0_SEL		Mux		gin1	Selects between
			• gin1		clock and data
			• clki2		for async clear 0
ACLR1_INV		Bool	t/f	f	Optional in-
ACLKI_INV		Bool	V1	1	verter for
					asynchronous
					clear 1
ACLR1_SEL		Mux		gin0	Selects between
TODAY_ODD		1116/1	• gin0	5	clock and data
			• clki3		for async clear 1
					, j 1
BTO_DIS		Bool	t/f	f	When disabled,
					allows carry
					in/share in from
					local cell 4 into
					local cell 5
-	•				atinuos on novt nago

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
BYPASS_DIS		Bool	t/f	t	Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)
CLK0_INV		Bool	t/f	f	Optional inverter for clock
CLK0_SEL		Mux	• clka • clkb	clka	Selects between the two inter- medaite clock lines for clock 0
CLK1_INV		Bool	t/f	f	Optional inverter for clock
CLK1_SEL		Mux	• clka • clkb	clka	Selects between the two inter- medaite clock lines for clock 1
CLK2_INV		Bool	t/f	f	Optional inverter for clock
CLK2_SEL		Mux	• clka • clkb	clka	Selects between the two inter- medaite clock lines for clock 2
CLKA_SEL		Mux	• clki0 • gin2	clki0	Selects between clock and data for the clka in- termediate line
CLKB_SEL		Mux	• clki1 • gin3	clki1	Selects between clock and data for the clkb in- termediate line
DFT_MODE		Mux	 off on dft_pprog	on	TODO
EN0_EN		Bool	t/f	t	Enables the enable 0 line (else always on)
EN0_NINV		Bool	t/f	t	Optional inverter for enable 0

Table 1 – continued from previous page

Name Instance	Type	Values	Default	Documenta-
EN0_SEL	Mux	• gin1 • gin3	gin1	Source selection for enable 0
EN1_EN	Bool	t/f	t	Enables the enable 1 line (else always on)
EN1_NINV	Bool	t/f	t	Optional inverter for enable
EN1_SEL	Mux	• gin0 • gin3	gin3	Source selection for enable 1
EN2_EN	Bool	t/f	t	Enables the enable 2 line (else always on)
EN2_NINV	Bool	t/f	t	Optional inverter for enable 2
EN_SCLK_LOAD_WHAT	Bool	t/f	f	Unclear, possi- bly source se- lection for en- able 2
REGSCAN_LATCH_EN	Bool	t/f	f	TODO
SCLR_INV	Bool	t/f	f	Optional inverter for synchronous clear
SCLR_MUX	Mux	• gin3 • gin2	gin3	Source selection for sync clear, possibly more subtle (interac- tion with en2 and sload)
SLOAD_INV	Bool	t/f	t	Optional inverter for synchronous load
SLOAD_SEL	Mux	• gin0 • gin3	gin0	Source selection for sync load, possibly more subtle (interac- tion with en2 and sclr)

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
TTO_DIS		Bool	t/f	f	When disabled,
					allows carry
					in/share in from
					the lab at (x,
					y+1) cell 9 into
					local cell 0

Port	In-	Port	Route	Documentation
Name	stance	bits	node type	
A	0-9		GOUT	Data input to the lab cell
ACLR		0-1	TCLK	Common clock inputs for asynchronous clear of the FFs
В	0-9		GOUT	Data input to the lab cell
С	0-9		GOUT	Data input to the lab cell
CLKIN		0-1	TCLK	Common clock inputs for clocking of the FFs
D	0-9		GOUT	Data input to the lab cell
DATAIN		0-3	GOUT	Common data inputs for enables, sync clear and load
E0	0-9		GOUT	Data input to the lab cell
E1	0-9		GOUT	Data input to the lab cell
F0	0-9		GOUT	Data input to the lab cell
F1	0-9		GOUT	Data input to the lab cell
FFB0	0-9		GIN	Output from either the top FF of the bottom hslf of the lab cell or the
				bottomlut to data routing
FFB1	0-9		GIN	Output from either the bottom FF of the bottom hslf of the lab cell or
				the bottom lut to data routing
FFB1L	0-9		LD	Output from either the bottom FF of the bottom hslf of the lab cell or
				the bottom lut to local dispatch
FFT0	0-9		GIN	Output from either the top FF of the top hslf of the lab cell or the top
				lut to data routing
FFT1	0-9		GIN	Output from either the bottom FF of the top hslf of the lab cell or the
				top lut to data routing
FFT1L	0-9		LD	Output from either the bottom FF of the top hslf of the lab cell or the
				top lut to local dispatch

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.




Fig. 2: One of the 10 cells of the LAB.




Fig. 3: The 16 possible interconnection modes.

Name	Instance	Туре	Values	Default	Documenta- tion
MADDG_VOLTA	GE	Mux	• vccl • vcchg	vccl	TODO
MCRG_VOLTAC	E	Mux	• vcchg • vccl	vcchg	TODO
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LAT	CH_EN	Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE_	LENGTH	Num	• 500 • 650 • 800 • 950	500	TODO

2.2.3 DSP

The DSP blocks provide a multiply-adder with either three 9x9, two 18x18 or one 27x27 multiply, and the 64-bits accumulator. Its large number of inputs and output makes it span two tiles vertically.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Туре	Values	Default	Documentation
ACC_INV	Bool	t/f	f	TODO
AX_SIGNED	Bool	t/f	f	TODO
AY_SIGNED	Bool	t/f	f	TODO
BX_SIGNED	Bool	t/f	f	TODO
BY_SIGNED	Bool	t/f	f	TODO
CAS-	Bool	t/f	f	TODO
CADE_1ST_EN				
CASCADE_EN	Bool	t/f	f	TODO
CE_SMUX0_FORCE	Bool	t/f	f	TODO
CE_SMUX0_INV	Bool	t/f	f	TODO
CE_SMUX1_FORCE	Bool	t/f	f	TODO
CE_SMUX1_INV	Bool	t/f	f	TODO
CE_SMUX2_FORCE	Bool	t/f	f	TODO
CE_SMUX2_INV	Bool	t/f	f	TODO
CHAIN_OUTPUT_E	NBool	t/f	f	TODO
CLK_AX17_SEL	Num		0	TODO
		• 0-2		
CLK_AYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_BX17_SEL	Num		0	TODO
		• 0-2		

Table 2 – continued from previous page

Name	Type	Values	Default	Documentation
CLK_BYZ17_SEL	Num	Values	0	TODO
CLK_D1Z1/_SLL	1 Tulli	• 0-2		TODO
		0.2		
CLK_DYN_CTRL_S	ENum		0	TODO
CER_DIN_CIRE_C	LBain	• 0-2		TODO
		0 2		
CLK_OPREG_SEL	Num		0	TODO
CEN_OT REG_SEE	1 (dill	• 0-2		1323
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK SMUX0 INV	Bool	t/f	f	TODO
CLK_SMUX0_SEL	Mux		labclk0	TODO
0211_51110110_522	112411	• labclk0		1020
		• 1sim6		
		1511110		
CLK_SMUX1_SEL	Mux		labclk1	TODO
		• labclk1		
		• lsim8		
CLK_SMUX2_INV	Bool	t/f	f	TODO
CLK_SMUX2_SEL	Mux		labclk2	TODO
		• labclk2		
		• lsim0		
		1511110		
COEF_H	Ram	144 bits	0	TODO
COEF_INPUT_EN	Bool	t/f	f	TODO
COEF_L	Ram	144 bits	0	TODO
DEC_INV	Bool	t/f	f	TODO
DE-	Bool	t/f	f	TODO
LAY_CASCADE_AY	ŁEN			
DE-	Bool	t/f	f	TODO
LAY_CASCADE_BY	Y_EN			
DFT_CLK_DIS	Bool	t/f	t	TODO
DFT_ITG_EN	Bool	t/f	f	TODO
DFT_TDF_EN	Bool	t/f	f	TODO
DOU-	Bool	t/f	f	TODO
BLE_ACC_EN				
IDI-	Mux		bypass	TODO
REG_ACC_CTRL		• bypass		
		• reg		
IDI-	Mux		bypass	TODO
REG_DEC_CTRL		• bypass		
		• reg		
IDI-	Mux		bypass	TODO
REG_PRELOAD_C7	RL	• bypass		
		• reg		
		-		continues on poyt page

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
IDIREG_SUB	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AX	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AY	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AZ	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_BX	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_BY	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_BZ	Mux	• bypass • reg	bypass	TODO
MODE	Mux	• three_9x9 • two_18x19 • one_27x27 • sum_of_2_18 • one_18x18_p		TODO
NCLR0_INV NCLR0_SEL	Bool Mux	t/f • labclk3 • lsim2	f labclk3	TODO TODO
NCLR1_INV NCLR1_SEL	Bool Mux	t/f • labclk4 • lsim3	f labclk4	TODO TODO

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
OREG_CTRL	Mux		bypass	TODO
		• bypass		
		• reg		
PAR-	Bool	t/f	f	TODO
TIAL_RECONFIG_I	EN			
PREADDER_EN	Mux		off	TODO
		• off		
		• add		
		• sub		
PRELOAD	Ram	00-3f	0	TODO
PRELOAD_INV	Bool	t/f	f	TODO
PROGINV	Ram	108 bits	0	TODO
SUB_INV	Bool	t/f	f	TODO
SYS-	Bool	t/f	f	TODO
TOLIC_REG_EN				

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-4	TCLK	TODO
DATAIN		0-127	GOUT	TODO
DATAOUT		0-73	GIN	TODO

2.2.4 M10K

The M10K blocks provide 10240 (256*40) bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Type	Values	Default	Documenta- tion
A_ADDCLR_EN		Bool	t/f	f	TODO
A_DATA_FLOW	THRU	Bool	t/f	f	TODO
A_DATA_WIDTE	· I	Num	• 1-2 • 5 • 10 • 20 • 40	40	TODO
A_DMY_PWDW	N	Ram	0-f	6	TODO
A_FAST_READ		Bool	t/f	f	TODO
A_FAST_WRITE		Mux	• off • fast • slow	off	TODO

Table 3 – continued from previous page

N1	Linetere		inued from previous		
Name	Instance	Type	Values	Default	Documenta-
A OUTCLD F	N.T.	37		CC	tion
A_OUTCLR_E	'IN	Mux		off	TODO
			• off		
			• reg		
			• lat		
A_OUTEN_DE	SI AV	Ram	0-7	1	TODO
A_OUTEN_PU		Ram	0-7	3	TODO
A_OUTPUT_S		Mux	0.5	async	TODO
71_001101_5		With	• async	usyne	TODO
			• reg		
			105		
A_SAEN_DEL	AY	Ram	0-7	0	TODO
A_SA_WREN_	DELAY	Ram	0-3	0	TODO
A_WL_DELAY	7	Ram	0-3	1	TODO
A_WR_TIMER	L_PULSE	Ram	00-1f	06	TODO
BIST_MODE		Bool	t/f	f	TODO
BOT_1_ADDC	LR_SEL	Num		0	TODO
			• 0-1		
BOT_1_CORE	CLK_SEL	Num		0	TODO
			• 0-1		
				_	
BOT_1_INCLK	SEL SEL	Num	0.4	0	TODO
			• 0-1		
DOT 1 OLUTO	LIK CITI	NT.			TODO
BOT_1_OUTC	LK_SEL	Num	. 0.1	0	TODO
			• 0-1		
BOT_1_OUTC	I D CEI	Num		0	TODO
BUI_I_UUIC	LK_SEL	Nulli	• 0-1	U	1000
			0-1		
BOT_CE0_INV	7	Bool	t/f	f	TODO
BOT_CE0_SEI		Num	U I	0	TODO
201_020_021		1,6111	• 0-1		1020
BOT_CE1_INV	I	Bool	t/f	f	TODO
BOT_CE1_SEI		Num		0	TODO
			• 0-1		
BOT_CLK_IN		Bool	t/f	f	TODO
BOT_CLK_SE	L	Num		0	TODO
			• 0-1		
DOT 07 7 7	7		10		mon a
BOT_CLR_INV		Bool	t/f	f	TODO
BOT_CLR_SE	니	Num		0	TODO
			• 0-1		

Table 3 – continued from previous page

		able 3 – continue			
Name	Instance	Туре	Values	Default	Documenta- tion
BOT_CORECLK_	SEL	Num	• 0-2	0	TODO
BOT_INCLK_SEI	<u>.</u>	Num	• 0-2	0	TODO
BOT_OUTCLK_\$	EL	Num	• 0-1	0	TODO
BOT_R_INV		Bool	t/f	f	TODO
BOT_R_SEL		Num	• 0-2	0	TODO
BOT_W_INV		Bool	t/f	f	TODO
BOT_W_SEL		Num	• 0-2	0	TODO
B_ADDCLR_EN		Bool	t/f	f	TODO
B_DATA_FLOW_	THRU	Bool	t/f	f	TODO
B_DATA_WIDTH		Num	• 1-2 • 5 • 10 • 20 • 40	1	TODO
B_DMY_DELAY		Ram	0-3	1	TODO
B_DMY_DELAY		Ram	0-3	1	TODO
B_DMY_PWDW	1	Ram	0-f	6	TODO
B_FAST_READ		Bool	t/f	f	TODO
B_FAST_WRITE		Mux	• off • fast • slow	off	TODO
B_OUTCLR_EN		Mux	• off • reg • lat	off	TODO
B_OUTEN_DELA	Y	Ram	0-7	1	TODO
B_OUTEN_PUL\$		Ram	0-3	3	TODO
B_OUTPUT_SEL		Mux	• async	async	TODO
B_SAEN_DELAY		Ram	0-7	0	TODO
B_SA_WREN_DE	ELAY	Ram	0-3	0	TODO
B_WL_DELAY		Ram	0-3	1	TODO

Table 3 – continued from previous page

Name Insta	ince Type	Values	Default	Documenta-
		00.10		tion
B_WR_TIMER_PULSE		00-1f	06	TODO
DIS-	Bool	t/f	t	TODO
ABLE_UNUSED		10		mor o
ITG_LFSR	Bool	t/f	f	TODO
PACK_MODE	Bool	t/f	f	TODO
PR_EN	Bool	t/f	f	TODO
TDF_ATPG	Bool	t/f	f	TODO
TEST_MODE_OFF	Bool	t/f	t	TODO
TOP_ADDCLR_\$EL	Num	• 0-1	0	TODO
TOP_CE0_INV	Bool	t/f	f	TODO
TOP_CE0_SEL	Num	• 0-1	0	TODO
TOP_CE1_INV	Bool	t/f	f	TODO
TOP CE1 SEL	Num		0	TODO
191_021_022		• 0-1		1020
TOP_CLK_INV	Bool	t/f	f	TODO
TOP_CLK_SEL	Num	• 0-1	0	TODO
TOP_CLR_INV	Bool	t/f	f	TODO
TOP_CLR_SEL	Num	• 0-1	0	TODO
TOP_CORECLK_SEL	Num	• 0-2	0	TODO
TOP_INCLK_SEL	Num	• 0-2	0	TODO
TOP_OUTCLK_SEL	Num	• 0-1	0	TODO
TOP_OUTCLR_SEL	Num	• 0-1	0	TODO
TOP_R_INV	Bool	t/f	f	TODO
TOP_R_SEL	Num		0	TODO
		• 0-2		
TOP_W_INV	Bool	t/f	f	TODO
TOP_W_SEL	Num	• 0-2	0	TODO
TRUE_DUAL_PORT	Bool	t/f	f	TODO
RAM 0-255		40 bits	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-5	TCLK	TODO
DATAIN		0-83	GOUT	TODO
DATAOUT		0-39	GIN	TODO

2.3 Peripheral logic blocks

2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documenta- tion
IOCSR_STD	0-3	Mux	nvr_highnvr_lowvrdis	nvr_high	TODO
OUT-	0-3 CLE_DELAY_FAI	Bool	t/f	f	TODO
OUT-	0-3 CLE_DELAY_PS	Num	• 0 • 50 • 100 • 150	0	TODO
OUT-	0-3 CLE_DELAY_RIS	Bool	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW RATE S	I (0)43	Bool	t/f	f	TODO
TERMINA- TION_CONTRO	0-3	Mux	• regio • rupdn	regio	TODO
TERMINA- TION_CONTRO	0-3	Bool	t/f	f	TODO
TERMINA- TION_MODE	0-3	Mux	 pds rs_static rt_pds_dyn rt_rs_dynan rt_static 		TODO
USE_BUS_HOL	D 0-3	Bool	t/f	f	TODO
USE_OPEN_DR		Bool	t/f	f	TODO
USE_PCI_DIOD		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f		TODO
DRIVE_STRENG	GT0H3	Mux	• off • prog_gnd • prog_pwr • lvds_1r • lvds_3r • v3p0_pci_p • v3p0_lvttl_ • v3p0_lvttl_ • v3p0_lvttl_	4ma 8ma	TODO
22			•		rnals description
			v3p3_lvttl_		
	1	1	v3n0 lvcm	ns 4ma	

Port Name	Instance	Port bits	Route node type	Documentation
ACLR	0-3		GOUT	TODO
BSLIPMAX	0-3		GIN	TODO
CEIN	0-3		GOUT	TODO
CEOUT	0-3		GOUT	TODO
CLKIN_IN	0-3	0-1	DCMUX	TODO
CLKIN_OUT	0-3	0-1	DCMUX	TODO
DATAIN	0-3	0-3	GOUT	TODO
DATAOUT	0-3	0-4	GIN	TODO
OEIN	0-3	0-1	GOUT	TODO
SCLR	0-3		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ACLR	0-3		<	HMC:PHYDDIOADDRACLR	TODO
ACLR	1		<	HMC:PHYDDIOBAACLR	TODO
ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
ACLR	2		<	HMC:PHYDDIOWENACLR	TODO
COMBOUT	0		>	CMUXCR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXCR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXHG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXHG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXHR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXHR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXVG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXVG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXVR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXVR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	FPLL:CLKIN	Raising-edge or differential clock pin to pll
COMBOUT	2		>	FPLL:ZDB_IN	Zero-delay buffer pin to pll
DATAIN	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOBADOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOCASNDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIOCKDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIOCKNDOUT	TODO
DATAIN	0-1	0-3	<	HMC:PHYDDIOCSNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIODMDOUT	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIODQSBDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIODQSDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAIN	3	0-3	<	HMC:PHYDDIORASNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIORESETNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOWENDOUT	TODO
DATAOUT	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO

Table 4 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
OEIN	0-3	0-1	<	HMC:PHYDDIODQOE	TODO
OEIN	1	0-1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0	0-1	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	3		<	FPLL:EXTCLK	TODO

2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
ADDD DOC DE	LAY_CHAIN_LEN	CINCLI.	0-3	0	TODO
_ ` _	LAI_CHAIN_LEN		0-3	dll1in	
DE- LAY_CHAIN_CO	ONTROL_INPUT	Mux	dll1indll2incore_insel_0	dillin	TODO
DE-		Bool	t/f	f	TODO
	TCHES_BYPASS				
	OVRD_REG_EN	Bool	t/f	f	TODO
DFT_RB_RSCA	OVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID	гн	Num	• 0 • 8 • 16 • 32	8	TODO
DQS_DELAY_C	HAIN_PWDOWN_	D B To <u>I</u> DEF_DIS	t/f	t	TODO
DQS_DELAY_C	HAIN_PWDOWN_	DRSoIDEF_DIS	t/f	f	TODO
DQS_DELAY_C	HAIN_RB_ADDI_I	E NB ool	t/f	f	TODO
DQS_DELAY_C	HAIN_RB_CO	Ram	0-3	3	TODO
DQS_DELAY_C	HAIN_TWO_DLY_	E B lool	t/f	t	TODO
DQS_ENABLE_S	EL	Mux	combi_pstpstht_pstpst_ena	combi_pst	TODO
DQS PHASE TH	ANSFER_NEG_E	NBool	t/f	f	TODO
DQS_POSTAMB		Bool	t/f	f	TODO
DQS_POSTAMB		Mux	• cff • ip_sc	cff	TODO

Table 5 – continued from previous page

Name Instance	Туре	Values	Default	Documenta-
DQS_PWR_SVG_EN	Bool	t/f	4	tion TODO
HR_CLK_PST_INV		t/f	t	TODO
	Bool	VI	t	
HR_CLK_PST_SEL	Mux	dqs_clkout seq_hr_clk	seq_hr_clk	TODO
PST_DQS_CLK_INV_PHASE_INV	Bool	t/f	f	TODO
PST_DQS_CLK_INV_PHASE_SEL		• cff • ip_sc	cff	TODO
PST_DQS_DELAY_CHAIN_LENG	T R am	0-3	0	TODO
PST_USE_PHASECTRLIN	Bool	t/f	f	TODO
RBT_BYPASS_VAL	Ram	0-1	0	TODO
RBT_NEJ_OCT_HALFT_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_INV	Bool	t/f	f	TODO
RB_2X_CLK_OCT_EN	Bool	t/f	f	TODO
RB_2X_CLK_OCT_INV	Bool	t/f	f	TODO
RB_ACLR_LFIFO_EN	Bool	t/f	f	TODO
RB_ACLR_PST_EN	Bool	t/f	f	TODO
RB_BYP_OCT_SEL	Mux	• combi • reg • reg_2x • by- pass_val	bypass_val	TODO
RB_CLK_AC_EN	Bool	t/f	f	TODO
RB_CLK_AC_INV	Bool	t/f	t	TODO
RB_CLK_DQ_EN	Bool	t/f	f	TODO
RB_CLK_HR_EN	Bool	t/f	f	TODO
RB_CLK_OP_EN	Bool	t/f	f	TODO
RB_CLK_OP_SEL	Mux	• clk0 • delay_clk	clk0	TODO
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux	• clk_out_1 • seq_hr_clk	clk_out_1	TODO
RB_HR_BYPASS_CFF_EN	Bool	t/f	t	TODO

Table 5 – continued from previous page

Name Instance	Туре	Values	Default	Documenta-
RB_HR_BYPAS\$_SEL_IPEN	Mux		cff	tion TODO
RD_IIR_BTTASS_SEE_II EN	With	• cff	CII	ТОВО
		• ip_sc		
		1-		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_HR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		seq_hr_clk		
		seq_m_erk		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f	t	TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux	ec.	cff	TODO
		• cff		
		• ip_sc		
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T7_DQS_SEL_DQS_IPEN	Mux	00	cff	TODO
		• cff		
		• ip_sc		
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		10		mor o
RB_VFIFO_EN	Bool	t/f	f	TODO
RDFT_ITG_XOR_EN RX-	Bool	t/f	f 0	TODO
CLK_01_SEL	Ram	0-1	U	TODO
RX-	Ram	0-1	0	TODO
CLK_45_SEL				
RX-	Ram	0-1	0	TODO
CLK_89_SEL				
RX-	Ram	0-1	0	TODO
CLK_CD_SEL				
TX-	Ram	0-1	0	TODO
CLK_23_SEL				inues on nevt nage

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
Ivanic	motarioc	Type	Values	Boladit	tion
TX-		Ram	0-1	0	TODO
CLK_67_SEL		Kain	0-1		TODO
TX-		Ram	0-1	0	TODO
CLK_AB_SEL		Kaiii	0-1	0	1000
TX-		Ram	0-1	0	TODO
CLK_EF_SEL		Kaiii	0-1	U	1000
UP-		Mux		0.11	TODO
	INDLET	Mux	• 0011	sel1	1000
DATE_ENABLE	TINPUI		• sel1		
			• sel2		
			• core		
			• sel0		
BITSLIP_CFG	0-15	Num		1	TODO
			• 1-11		
CE_OEREG_TII	E ODH<u>5</u>EN	Bool	t/f	f	TODO
CE_OUTREG_T	TEOFF_EN	Bool	t/f	f	TODO
DDIO_OE_EN	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL	0-15	Mux		clkout0	TODO
			• clkout0		
			• dq_clk		
			• dqs_clk		
			• addr_clk		
			uddi_cik		
FIFO_MODE_S	FI 0-15	Mux		fifo_hr_mode	TODO
THO_MODE_S	15	Mux		mo_m_mode	TODO
			fifo_hr_m	ode	
			1110_111_111	ouc	
			fifo_fr_me	ode	
			• bit-	oue	
			slip_mode	;	
			• , , .		
			des_bs_in	put	
			•		
			des_io_in	put	
			•		
			ser_outpu	t	
FIFO_RCLK_IP	EN0-15	Mux		cff	TODO
			• cff		
			• ip_sc		
FIFO_RCLK_SE	EL 0-15	Mux		vcc	TODO
			• clkin1		
			• dqs_clk		
			•		
			seq_hr_cl	k	
			• vcc		
					lues on next page

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
IN-	0-15	Bool	t/f	f	TODO
PUT_PATH_CE_ IN- PUT_REG0_SEL	0-15	Mux	• sel_bypass	sel_bypass	TODO
			sel_group_t		
			sel_cdatam	xin5	
IN- PUT_REG1_SEL	0-15	Mux	• sel_bypass	sel_bypass	TODO
			sel_group_t	fifo1	
			sel_cdatam. • sel_cdatam		
TNI	0-15	Mari	sci_cuatam		TODO
IN- PUT_REG2_SEL		Mux	• sel_bypass	sel_bypass	TODO
			sel_group_i		
			sel_cdatam • sel_cdatam		
IN- PUT_REG3_SEL	0-15	Mux	•	sel_bypass	TODO
			sel_bypass sel_group_i	fifo3	
			sel_cdatam		
			sel_cdatam	xin8	

Table 5 – continued from previous page

No.	Name	Instance	Type	Values	Default	Documenta-
No.	ramo	otarioo	.,,,,,	Taidoo	Boladit	
PUT_REG4_SEL	IN-	0-15	Mux		sel bypass	
Sel_bypass Sel_locked_dpa Sel_cdatamxin4 Sel_cdatamxin9				•	71	
Sel_locked_dpa Sel_cdatamxin4 Sel_cdatamxin9 IN-				sel_bypass		
Sel_cdatamxin4 Sel_cdatamxin9				•		
No.				sel_locked_	dpa	
No.				•		
IN-				sel_cdatam	kin4	
IN-				•		
REG_POWER_UP_STATE				sel_cdatam	kin9	
REG_POWER_UP_STATE						
N-			Ram	0-1	0	TODO
REG_SCLR_EN O-15						
N-		0-15	Bool	t/f	f	TODO
REG_SCLR_VAL IOREG_PWR_SY@_EN Bool Uf t TODO IP_SC_OR_FIFO_SELS Mux eff ip_sc IR_FIFO_RCLK_INVS Bool Uf f TODO IR_FIFO_TCLK_ENIS Bool Uf f TODO OEREG_ACLR_ENIS Bool Uf f TODO OEREG_CLK_INV-15 Bool Uf f TODO OEREG_CLK_INV-15 Bool Uf f TODO OEREG_HR_CLK_QENS Bool Uf f TODO OEREG_OUTPUTOSEL Mux sel_oe0 sel_oe0 • sel_oe0 • sel_oe0 • sel_oe0 • sel_oe0 • sel_oe0 TODO OEREG_SCLR_DEREG Ram O-1 O TODO OEREG_SCLR_ENIS Bool Uf f TODO OEREG_SCLR_ENIS Bool Uf f TODO OEREG_SCLR_ENIS Bool Uf f TODO OE_2X_CLK_ENIS Bool Uf f TODO OE_2X_CLK_ENIS Bool Uf f TODO OE_2X_CLK_ENIS Bool Uf f TODO OE_HALF_RATE_GNIPASS Bool Uf t TODO OE_HALF_RATE_OPEN Mux eff ip_sc OUT-						
IOREG_PWR_SYG_EN Bool Uf t TODO IP_SC_OR_FIFO_SEI5 Mux cff TODO IP_SC_OR_FIFO_SEI5 Mux cff TODO IR_FIFO_RCLK_INAIS Bool Uf f TODO IR_FIFO_TCLK_E015 Bool Uf f TODO OEREG_ACLR_EN-15 Bool Uf f TODO OEREG_CLK_IN-0-15 Bool Uf f TODO OEREG_CLK_IN-0-15 Bool Uf f TODO OEREG_HR_CLK_OENS Bool Uf f TODO OEREG_OUTPUTOSEI Mux sel_oe0 sel_oe0 sel_oe0 sel_lx sel_1x_delay sel_2x OEREG_SCLR_EN-15 Bool Uf f TODO OEREG_SCLR_EN-15 Bool Uf f TODO OEREG_SCLR_EN-15 Bool Uf f TODO OE_2X_CLK_EN-0-15 Bool Uf f TODO OE_2X_CLK_IN-0-15 Bool Uf f TODO OE_2X_CLK_IN-0-15 Bool Uf f TODO OE_2X_CLK_IN-0-15 Bool Uf f TODO OE_1ALF_RATE_OPEN Mux cff TODO OE_HALF_RATE_OPEN Mux sdr TODO OUT-		0-15	Ram	0-1	0	TODO
IP_SC_OR_FIFO_SEL5		CON NEW Y	D 1	. 15		TODO
Ceff ip_sc				t/I		
IR_FIFO_RCLK_INVIS	IP_SC_OR_FIFO_	"POETO	Mux	CC	CII	1000
IR_FIFO_RCLK_INV15						
R_FIFO_TCLK_EN-15				• ip_sc		
R_FIFO_TCLK_EN-15	ID FIEO DCI K I	DKIVI 5	Rool	t/f	f	TODO
OEREG_ACLR_EN-15 Bool t/f f TODO OEREG_CLK_INVO-15 Bool t/f f TODO OEREG_HR_CLK_OENS Bool t/f f TODO OEREG_OUTPUTOSEL Mux • sel_oe0 * TODO • sel_oe0 • sel_oe0 * TODO • sel_1x • sel_oe0 * TODO • sel_1x • sel_oe0 * TODO • sel_per * TODO * TODO • sel_per • Sel_oe0 * TODO • sel_per • TODO * TODO • Sel_per • Sel_per * TODO • Sel_per • Sel_per * TODO • Sel_per • Sel_per * TODO • Sel_per * Sel_per						
OEREG_CLK_INV0-15 Bool t/f f TODO OEREG_HR_CLK_OENS Bool t/f f TODO OEREG_OUTPUTOSEL Mux sel_oe0 * sel_oe0 • sel_oe0 • sel_oe0 * sel_oe0 • sel_lx • sel_lx • sel_lx • sel_lx • sel_lx • sel_oe0 • sel_oe0 • sel_oe0 • sel_oe0 * sel_oe0						
OEREG_HR_CLK@ENS Bool t/f f TODO OEREG_OUTPUT@SEL Mux • sel_oe0 • sel_oe0 • sel_1x • sel_lx • sel_lx • sel_1x • sel_lx • sel_oe0 • sel_lx • sel_lx • sel_lx • sel_oe0 • sel_lx • sel_oe0 • sel_lx • sel_oe0 • sel_oe0 • sel_oe						
OEREG_OUTPU TOSEL Mux • sel_oe0 • sel_oe0 • sel_oe0 • sel_1x • sel_1x • sel_1x • sel_1x • sel_oe0 • sel_oe						
Sel_oe0 Sel_1x Sel_oe0 Sel_1x Sel_oe0 Sel_1x Sel_lx Sel_lx_delay Sel_2x Sel_2x Sel_2x Sel_2x Sel_2x Sel_oe0 Sel_oe0				U1		
• sel_1x • sel_1x • sel_1x • sel_1x • sel_1x • sel_2x	OLKLO_OUTFO		With	• sel oe0	301_000	TODO
Sel_1x_delay Sel_2x						
OEREG_POWER_UPI_SSTATE Ram 0-1 0 TODO OEREG_SCLR_DEREG Ram 0-1 0 TODO OEREG_SCLR_EN0-15 Bool t/f f TODO OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INVO-15 Bool t/f f TODO OE_HALF_RATE_OBYPASS Bool t/f t TODO OE_HALF_RATE_OPEN Mux • cff • cff TODO OUT- 0-15 Mux • sdr • ddr TODO OUT- 0-15 Mux • sdr • ddr TODO				•		
OEREG_POWER_UPI_SSTATE Ram 0-1 0 TODO OEREG_SCLR_DEREG Ram 0-1 0 TODO OEREG_SCLR_EN0-15 Bool t/f f TODO OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INVO-15 Bool t/f f TODO OE_HALF_RATE_OBYPASS Bool t/f t TODO OE_HALF_RATE_OPEN Mux • cff • cff TODO OUT- 0-15 Mux • sdr • ddr TODO OUT- 0-15 Mux • sdr • ddr TODO				sel 1x dela	V	
OEREG_POWER_OFFSTATE Ram 0-1 0 TODO OEREG_SCLR_DEREG Ram 0-1 0 TODO OEREG_SCLR_EN0-15 Bool t/f f TODO OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INV0-15 Bool t/f f TODO OE_HALF_RATE_BYPASS Bool t/f t TODO OE_HALF_RATE_OPEN Mux • cff • cff TODO OUT- 0-15 Mux • sdr • sdr OUT- 0-15 Mux • sdr • ddr					J	
OEREG_SCLR_DEREG Ram 0-1 0 TODO OEREG_SCLR_EN0-15 Bool t/f f TODO OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INV0-15 Bool t/f f TODO OE_HALF_RATE_@YPASS Bool t/f t TODO OE_HALF_RATE_@YPEN Mux eff TODO OUT- 0-15 Mux eff TODO REG_MODE_SEL eddr eddr TODO						
OEREG_SCLR_DEREG Ram 0-1 0 TODO OEREG_SCLR_EN0-15 Bool t/f f TODO OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INV0-15 Bool t/f f TODO OE_HALF_RATE_@YPASS Bool t/f t TODO OE_HALF_RATE_@YPEN Mux eff TODO OUT- 0-15 Mux eff TODO REG_MODE_SEL eddr eddr TODO	OEREG_POWER	_ 0 + R <u>5</u> STATE	Ram	0-1	0	TODO
OEREG_SCLR_EN0-15 Bool t/f f TODO OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INV0-15 Bool t/f f TODO OE_HALF_RATE_BYPASS Bool t/f t TODO OE_HALF_RATE_OPEN Mux cff TODO OUT- 0-15 Mux sdr TODO REG_MODE_SEL • sdr • ddr TODO				0-1	0	
OE_2X_CLK_EN 0-15 Bool t/f f TODO OE_2X_CLK_INV0-15 Bool t/f f TODO OE_HALF_RATE_@FYPASS Bool t/f t TODO OE_HALF_RATE_@PEN Mux cff cff TODO OUT- 0-15 Mux sdr TODO REG_MODE_SEL eddr ddr TODO						
OE_HALF_RATE_OBYPASS Bool OE_HALF_RATE_OPEN Mux • cff • ip_sc OUT- REG_MODE_SEL OUT- REG_MODE_SEL OE_HALF_RATE_OBYPASS Bool t/f t TODO cff • cff • ip_sc Sdr • ddr TODO			Bool	t/f	f	TODO
OE_HALF_RATE_OPEN Mux • cff • ip_sc OUT- REG_MODE_SEL Mux • sdr • ddr TODO TODO	OE_2X_CLK_IN	70-15	Bool	t/f	f	TODO
OUT- REG_MODE_SEL OUT- REG_MODE_SEL Out- Red out- out- out- out- out- out- out- out	OE_HALF_RATE	_OBY PASS	Bool	t/f	t	TODO
OUT- 0-15 Mux sdr TODO REG_MODE_SEL • ip_sc • ddr	OE_HALF_RATE	_OPEN	Mux		cff	TODO
OUT- 0-15 Mux sdr TODO REG_MODE_SEL • sdr • ddr				• cff		
REG_MODE_SEL • sdr • ddr				• ip_sc		
REG_MODE_SEL • sdr • ddr						
• ddr			Mux		sdr	TODO
	REG_MODE_SEL	_				
				• ddr		
continues on next page						

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
OUT-	0-15	M		1 :- dr (O	tion
		Mux	•	sel_iodout0	TODO
REG_OUTPUT_\$I	SL		sel iodout0		
			• sel_sdr		
			sel_sdr_dela	227	
			• sel_sul_dela	ıy	
			Sei_2xii		
OUT-	0-15	Ram	0-1	0	TODO
REG_POWER_UP	_STATE				
OUT-	0-15	Bool	t/f	f	TODO
REG_SCLR_EN					
OUT-	0-15	Ram	0-1	0	TODO
REG_SCLR_VAL					
RBE_HRATE_CL	O_\$ E L	Mux		clkout1	TODO
			• clkout1		
			• hr_clk		
RBOE_LVL_FR_C		Bool	t/f	f	TODO
RBOE_LVL_FR_C		Bool	t/f	f	TODO
RB_FIFO_WCLK_		Bool	t/f	f	TODO
RB_FIFO_WCLK_		Bool	t/f	f	TODO
RB_FIFO_WCLK_	©HE.	Mux		clkin0	TODO
			• clkin0		
			• dqs_bus		
DD IDEC TITL	OVER CO EN	D 1	t/f	f	TODO
RB_IREG_T1T1_E RB_OEO_INV	0-15	Bool Bool	t/f		TODO TODO
RB_T1_SEL_IREC		Ram	00-1f	0	TODO
RB_T1_SEL_IREC		Mux	00-11	cff	
KB_II_SEL_IKEC	<u>U-IIISE</u> IN	Mux		CII	TODO
			• cff		
			• ip_sc		
RB_T9_SEL_ERE	0-13FF DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ERE		Mux		cff	TODO
	,		• cff		
			• ip_sc		
RB_T9_SEL_ORE	G-115 FF DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ORE		Mux		cff	TODO
			• cff	-	
			• ip_sc		
			-r		
SET_T3_FOR_CD	ATV50IN	Ram	0-7	0	TODO
SET_T3_FOR_CD	ATV51IN	Ram	0-7	0	TODO
	0-15	Mux		txout	TODO
OUT_FCLK_SEL			• txout		
			• fclk		
Į.					

Table 5 – continued from previous page

		, , ,					
Name	Instance	Type	Values	Default	Documenta-		
					tion		
USE_CLR_INRE	EG <u>0</u> H N	Bool	t/f	f	TODO		
USE CLR OUT	REGIÆN	Bool	t/f	f	TODO		

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO
C1_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C2_COUT_EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3_COUT_EN		Bool	t/f	f	TODO
C3_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6_COUT_EN		Bool	t/f	f	TODO
C7_COUT_EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO
CLK_LOSS_SW_EN		Bool	t/f	f	TODO
CLK_SW_DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP_COMP		Bool	t/f	f	TODO
CP_CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV_VCOPH_DIV		Ram	0-3	0	TODO
DPRIO0_BASE_ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO

Table 6 – continued from previous page

Table 6 – conti	· · · · · · · · · · · · · · · · · · ·			5 (1:	
Name	Instance	Type	Values	Default	Documentation
DPRIO_DPS_SCANEN_INVERT		Bool	t/f	f	TODO
DSM_DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM_RESET		Bool	t/f	f	TODO
ECN_BYPASS		Bool	t/f	f	TODO
ECN_TEST_EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-1	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL_ENABLE		Bool	t/f	f	TODO
FRACTIONAL_CARRY_OUT		Ram	0-3	3	TODO
FRACTIONAL_DIVISION_SETTING		Ram	32 bits	0	TODO
FRACTIONAL_VALUE_READY		Bool	t/f	t	TODO
LF_TESTEN		Bool	t/f	f	TODO
LOCK_FILTER_CFG_SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M_CNT_FINE_DELAY		Ram	0-3	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_IN_SRC		Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M_CNT_PH_MUX_PRESET_SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-3	0	TODO
N_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	f	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_EN1		Bool	t/f	f	TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL_AUX_BG_KICKSTART		Bool	t/f	f	TODO
PL_AUX_BG_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	f	TODO
PM_AUX_CAL_CLK_TEST_SEL		Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
		2001			les on next page

Table 6 – continued from previous page

Name	Instance		Values	Default	Documentation
PM_AUX_IQCLK_CAL_CLK_SEL	Instance	Type Ram	0-7	0	TODO
PM_AUX_IQCLK_CAL_CLK_SEL PM_AUX_RX_IMP			0-7		TODO
		Ram	t/f	0 f	TODO
PM_AUX_TERM_CAL_PX_OVER_VAL		Bool			
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO PH0 EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO_PH2_EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO PH6 EN		Bool	t/f	f	TODO
VCO PH7 EN		Bool	t/f	f	TODO
VCTRL TEST VOLTAGE		Ram	0-7	3	TODO
EXTCLK CNT SRC	0-1	Ram	00-1f	1c	TODO
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_ENABLE EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-1	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8		0-7	0	TODO
	0-8	Ram	0-3	2	
CNT_IN_SRC		Ram			TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ATPGMODE			GOUT	TODO
CLK0_BAD			GIN	TODO
CLK1_BAD			GIN	TODO
CLKEN		0-1	GOUT	TODO
CLKSEL			GIN	TODO
CNT_SEL		0-4	GOUT	TODO
CSR_TEST			GOUT	TODO
EXTSWITCH			GOUT	TODO
FBCLK_IN_L			DCMUX	TODO
FBCLK_IN_R			DCMUX	TODO
LOCK			GIN	TODO
NRESET			GOUT	TODO
PFDEN			GOUT	TODO
PHASE_DONE			GIN	TODO
PHASE_EN			GOUT	TODO
REG_BYTE_EN		0-1	GOUT	TODO
REG_CLK			DCMUX	TODO
REG_CLK			GOUT	TODO
REG_MDIO_DIS			GOUT	TODO
REG_READ			GOUT	TODO
REG_READDATA		0-15	GIN	TODO
REG_REG_ADDR		0-5	GOUT	TODO
REG_RST_N			GOUT	TODO
REG_SER_SHIFT_LOAD			GOUT	TODO
REG_WRITE			GOUT	TODO
REG_WRITEDATA		0-15	GOUT	TODO
SCANEN			GOUT	TODO
UP_DN			GOUT	TODO

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKD-		0	>	DLL:CLKIN	Dedicated differential I/O PLL counter to DLL
OUT					
CLKIN		0-3	<	GPIO:COMBOUT	Raising-edge or differential clock pin to pll
CLKOUT		0-8	>	CMUXCR:PLLIN	PLL counter output to clock mux
CLKOUT		0-3, 5-8	>	CMUXHG:PLLIN	PLL counter output to clock mux
CLKOUT		0-8	>	CMUXHR:PLLIN	PLL counter output to clock mux
CLKOUT		5-8	>	CMUXVG:PLLIN	PLL counter output to clock mux
CLKOUT		0-8	>	CMUXVR:PLLIN	PLL counter output to clock mux
EXTCLK			>	GPIO:PLLDIN	TODO
ZDB_IN			<	GPIO:COMBOUT	Zero-delay buffer pin to pll

2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

2.3.5 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documenta- tion
CLKPIN_INPUT	SELECT_0	Mux	• pin0 • pin2	pin0	Raising-edge clock input selector for mux input 0
CLKPIN_INPUT		Mux	• pin1 • pin3	pin1	Raising-edge clock input selector for mux input 1
EN- ABLE_REGISTE	0-5 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vec	TODO
EN- ABLE_REGISTE	0-5 R_POWER_UP	Num	• 0-1	1	TODO
IN- PUT_SELECT	0-5	Ram	0-f	f	Clock mux main input selector
NCLKPIN_INPU	T <u>0</u> SELECT_0	Mux	• npin0 • npin2	npin0	Falling-edge clock input selector for mux input 4
NCLKPIN_INPU	T <u>o</u> sælect_1	Mux	• npin1 • npin3	npin1	Falling-edge clock input selector for mux input 5
PLL_FEEDBACK	CENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACk	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
TOP_PRE_INPU	Γ_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	Γ_SELECT_2	Ram	00-1f	1f	TODO
TOP_PRE_INPU	T_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-5		RCLK	Clock mux clock grid driver
ENABLE	0-5		GOUT	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-17	<	FPLL:CLKOUT	PLL counter output to clock mux

2.3.6 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documenta- tion
BURST_COUNT	0-3	Ram	0-7	0	TODO
BURST_COUNT	_OTRL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLKPIN_INPUT	SELECT_0	Mux	• pina • pinb	pina	Raising-edge clock input selector for mux input 0
CLKPIN_INPUT		Mux	• pina • pinb	pina	Raising-edge clock input selector for mux input 1
CLKPIN_INPUT		Mux	• pina • pinb	pina	Raising-edge clock input selector for mux input 2
CLKPIN_INPUT	_SELECT_3	Mux	• pina • pinb	pina	Raising-edge clock input selector for mux input 3
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
EN- ABLE_REGISTE	0-3 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
EN- ABLE_REGISTE		Num	• 0-1	1	TODO
IN- PUT_SELECT	0-3	Ram	00-3f	23	Clock mux main input selector

Table 7 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
INAITIE	Instance	туре	values	Delault	
					tion
NCLKPIN_INPU	T <u>O</u> SELECT_0	Mux		npina	Falling-edge
			• npina		clock input
			• npinb		selector for mux
			1		input 4
NCLKPIN_INPU	TOSELECT 1	Mux		npina	Falling-edge
INCLINI IN_INI O	I OBLLECI_I	IVIUX		прша	
			• npina		clock input
			• npinb		selector for mux
					input 5
NCLKPIN_INPU	TOSELECT_2	Mux		npina	Falling-edge
			• npina		clock input
			• npinb		selector for mux
			Inpinio		input 6
NCI VDINI INDI	TOCEL ECT 2	Mux		nnino	
NCLKPIN_INPU	I Daelec I_3	IVIUX		npina	Falling-edge
			• npina		clock input
			• npinb		selector for mux
					input 7
OR-	0-3	Mux		orphan_pll0	TODO
PHAN_PLL_INP	UT SELECT 0		• or-	1 -1	
			phan_pll0		
			• or-		
			phan_pll3		
OR-	0-3	Mux		orphan_pll1	TODO
PHAN_PLL_INP	UT_SELECT_1		• or-		
			phan_pll1		
			• or-		
			phan_pll4		
			Primi_pri-		
OR-	0-3	Mux		orphan_pll2	TODO
		IVIUX		orphan_pnz	1000
PHAN_PLL_INP	UI_SELECT_2		• or-		
			phan_pll2		
			• or-		
			phan_pll5		
TEST-	0-3	Mux		core_en	TODO
SYN_ENOUT_S			• core_en		
			• 5510_611		
			pre_synenb		
DV		D 1		C	TODO
DY-		Bool	t/f	f	TODO
NAMIC_CLK_SI	ELECT				

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
FEED- BACK_DRIVER	_SELECT_0	Mux	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	in0_vcc	TODO
FEED- BACK_DRIVER	SELECT_1	Mux	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	in0_vcc	TODO
OR- PHAN PLL FEE	DBACK_OUT_SE	Ram LECT 0	0-1	0	TODO
OR- PHAN_PLL_FER	DBACK_OUT_SE	Ram	0-1	0	TODO
PLL_FEEDBACI		Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACI		Mux	• vcc • pll_ment0	vec	TODO
	COUT_SELECT_0		0-1	0	TODO
PLL_FEEDBACI	COUT_SELECT_1	Ram	0-1	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-1	GCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-3		GCLK	Clock mux clock grid driver
ENABLE	0-3		GOUT	Clock enable
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-3	0-1	GOUT	Dynamic clock selection input
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-7	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		0-3	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.7 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documenta- tion
BURST_COUNT	0-3	Ram	0-7	0	TODO
BURST_COUNT		Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLK_SELECT_A	. 0-3	Ram	0-3	0	TODO
CLK_SELECT_B		Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
EN- ABLE_REGISTE	0-3 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
EN- ABLE_REGISTE	0-3 R_POWER_UP	Num	• 0-1	1	TODO
IN- PUT_SELECT	0-3	Ram	00-1f	1b	Clock mux main input selector
TEST- SYN_ENOUT_SI	0-3 ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DY- NAMIC_CLK_SE	ELECT	Bool	t/f	f	TODO
PLL_FEEDBACK		Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACk	C_ENABLE_3	Mux	• vcc • pll_ment0	vec	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-2	GCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-3		GCLK	Clock mux clock grid driver
ENABLE	0-3		GOUT	Clock enable
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-3	0-1	GOUT	Dynamic clock selection input
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-11	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		4-7	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.8 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

Name Instance	Туре	Values	Default	Documenta-
				tion
CLKPIN_INPUT_SELECT	Mux	• pina • pinb	pina	TODO
EN- 0-11 ABLE_REGISTER_MODE	Mux	• enout • reg1_eno • reg2_eno • vcc		TODO
EN- 0-11 ABLE_REGISTER_POWER_UP	Num	• 0-1	1	TODO
IN- PUT_SELECT 0-11	Ram	00-1f	13	Clock mux main input selector
NCLKPIN_INPUT <u>0</u> SHLECT	Mux	• npina • npinb	npina	TODO
BOT_PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_2	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO
FEED- BACK_DRIVER_SELECT_0	Mux	 vcc or- phan_pll_ or- phan_pll_ or- phan_pll_ 	_mcnto1	TODO
FEED- BACK_DRIVER_SELECT_1	Mux	• vcc • or- phan_pll_ • or- phan_pll_ • or- phan_pll_	_mcnto1	TODO
PLL_FEEDBACK_ENABLE_0	Mux	• vcc	vcc	TODO
PLL_FEEDBACK_ENABLE_1	Mux	• pll_ment(vcc	TODO
PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_2	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
2:3 0:P priph prallpgicblocks	Ram	00-1f	1f	TODO 43
TOP_PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBIN		0-3	DCMUX	TODO
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-11		RCLK	Clock mux clock grid driver
ENABLE	0-11		GOUT	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-25	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		0-6, 20-21	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.9 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documenta- tion
EN- ABLE_REGISTE	0-19 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
EN- ABLE_REGISTE	0-19 R_POWER_UP	Num	• 0-1	1	TODO
IN- PUT_SELECT	0-19	Ram	0-f	b	Clock mux main input selector
PLL_FEEDBACI	C_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-19		RCLK	Clock mux clock grid driver
ENABLE	0-19		GOUT	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-8, 18-24	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		0-8	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.10 CMUXP

The CMUXP drive two PCLK each.

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0	DCMUX	Routing grid clock input
CLKOUT		0-1	PCLK	Clock mux clock grid driver

2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

CAPTNUPDT_RU CLKDRUSER GIN CLK_OUT CLK_OUTI CLOCK_CHIPID CLOCK_CRC CLOCK_OPREG CLOCK_PR CLOCK_RU CLOCK_SPI CONFIG CORECTL_JTAG CORECTL_PR GIN GIN CHOCK GIN CHOCK GIN CHOCK GIN CHOCK GIN CHOCK GIN CHOCK CLOCK DCMU DCMU CLOCK GOUT GOUT GOUT GOUT	TODO TODO TODO
CLK_OUT CLK_OUT1 CLOCK_CHIPID CLOCK_CRC CLOCK_OPREG CLOCK_PR CLOCK_RU CLOCK_SPI CLOCK_SPI CONFIG CORECTL_JTAG CORECTL_PR GIN GIN GIN COMU DCMU DCMU CCOCK_CRU DCMU DCMU COVETED GOUT GOUT GOUT	TODO TODO
CLK_OUT1 GIN CLOCK_CHIPID DCMU CLOCK_CRC DCMU CLOCK_OPREG DCMU CLOCK_PR DCMU CLOCK_RU DCMU CLOCK_SPI DCMU CONFIG GOUT CORECTL_JTAG GOUT CORECTL_PR GOUT	TODO
CLOCK_CHIPID CLOCK_CRC CLOCK_OPREG CLOCK_PR CLOCK_RU CLOCK_SPI CONFIG CORECTL_JTAG CORECTL_PR DCMU GOUT	
CLOCK_CRC DCMU CLOCK_OPREG DCMU CLOCK_PR DCMU CLOCK_RU DCMU CLOCK_SPI DCMU CONFIG GOUT CORECTL_JTAG GOUT CORECTL_PR GOUT	JX TODO
CLOCK_OPREG DCMU CLOCK_PR DCMU CLOCK_RU DCMU CLOCK_SPI DCMU CONFIG GOUT CORECTL_JTAG GOUT CORECTL_PR GOUT	
CLOCK_PR CLOCK_RU CLOCK_SPI CONFIG CORECTL_JTAG CORECTL_PR DCMU GOUT GOUT GOUT GOUT	JX TODO
CLOCK_RU DCMU CLOCK_SPI DCMU CONFIG GOUT CORECTL_JTAG GOUT CORECTL_PR GOUT	JX TODO
CLOCK_SPI DCMU CONFIG GOUT CORECTL_JTAG GOUT CORECTL_PR GOUT	JX TODO
CONFIG GOUT CORECTL_JTAG GOUT CORECTL_PR GOUT	JX TODO
CORECTL_JTAG GOUT CORECTL_PR GOUT	
CORECTL_PR GOUT	TODO
_	
CRCERROR GIN	TODO
DATA 0-15 GOUT	
DATA0IN GIN	TODO
DATA0OE GOUT	
DATA0OUT GOUT	
DATA1IN GIN	TODO
DATA10E GOUT	
DATA1OUT GOUT	
DATA2IN GIN	TODO
DATA2OE GOUT	
DATA2OUT GOUT	TODO
DATA3IN GIN	TODO
DATA3OE GOUT	
DATA3OUT GOUT	
DFT_IN 0-5 GOUT	
DFT_OUT 0-24 GIN	TODO
DONE GIN	TODO
END_OF_ED_FULLCHIP GIN	TODO
EXTERNALREQUEST GIN	TODO
NCE_OUT GIN	TODO
NTDOPINENA GOUT	
OERROR GIN	

Table 8 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
OSC_ENA			GOUT	TODO
OUTPUT_ENABLE			GOUT	TODO
PRREQUEST			GOUT	TODO
READY			GIN	TODO
REGIN			GOUT	TODO
REG_OUT_CHIPID			GIN	TODO
REG_OUT_CRC			GIN	TODO
REG_OUT_OPREG			GIN	TODO
REG_OUT_RU			GIN	TODO
RSTTIMER			GOUT	TODO
RUNIDLEUSER			GIN	TODO
SCE_IN			GOUT	TODO
SHIFTNLD_CHIPID			GOUT	TODO
SHIFTNLD_CRC			GOUT	TODO
SHIFTNLD_OPREG			GOUT	TODO
SHIFTNLD_RU			GOUT	TODO
SHIFTUSER			GIN	TODO
TCKCORE			DCMUX	TODO
TCKUTAP			GIN	TODO
TDICORE			GOUT	TODO
TDIUTAP			GIN	TODO
TDOCORE			GIN	TODO
TDOUTAP			GOUT	TODO
TMSCORE			GOUT	TODO
TMSUTAP			GIN	TODO
UPDATEUSER			GIN	TODO
USR1USER			GIN	TODO

2.3.12 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA. TODO: everything

Name	Instance	Туре	Values	Default	Documenta-
					tion
PCS8G_AGGRE	GATE_DSKW_CO	NTMROAL		write	TODO
			• write		
			• read		
PCS8G_AGGREG	GATE_DSKW_SM	OMPNE RATION		xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGREG	GATE_PCS_DW_B	OMDANG		disable	TODO
			 disable 		
PCS8G_AGGREG	GATE_POWERDO	WBNodEN	t/f	f	TODO
PCS8G_AGGREG	GATE_REFCLK_D	ICB_680EL_EN	t/f	f	TODO

Table 9 – continued from previous page

Name Instance Type Values Default Documentation PCS8G_AGGREGATE_XAUI_SM Mux				from previous pag	•	
** xaui_legacy_sm ** xaui_legacy_sm ** xaui_legacy_sm ** xaui_sm ** disable ** ** COM_PCS_PLD_IB_3HIP_EN ** Bool ** Uf ** If ** TODO ** ** COM_PCS_PLD_IB_3HRDRSTCTRI_BGGUSR_EN ** Uf ** If ** TODO ** ** COM_PCS_PLD_IB_3HRDRSTCTRI_BGG_EN ** Uf ** If ** TODO ** ** COM_PCS_PLD_IB_3HRDRSTCTRI_BGG_EN ** Uf ** If ** TODO ** ** COM_PCS_PLD_IB_3HRDRSTCTRI_BGG_EN ** Uf ** If ** TODO ** ** Pos8g ** pma_if ** pma_if ** ** COM_PCS_PLD_IB_3USRMODE_SEIMRST ** usermode ** last_fiz* ** COM_PCS_PLD_IB_3USRMODE_SEIMRST ** usermode ** last_fiz* ** COM_PCS_PLD_IB_3USRMODE_SEIMRST ** pld ** b_hip ** ** COM_PCS_PLD_IB_3USRMODE_SEIMRST ** pld ** b_hip ** ** COM_PCS_PLD_IB_3USRMODE_SEIMINO ** pld ** b_hip ** ** COM_PCS_PLD_IB_3USE_RES_SIMINO ** pld ** pld ** b_hip ** ** COM_PCS_PLD_IB_3USE_RES_SIMINO ** pld	Name	Instance	Туре	Values	Default	Documenta- tion
** xaui_sm** disable COM_PCS_PLD_IB_HIP_EN	PCS8G_AGGREG	ATE_XAUI_SM	Mux	•	xaui_legacy_sm	TODO
** xaui_sm** disable COM_PCS_PLD_IB_AHIP_EN				xaui legacy	sm	
COM_PCS_PLD_IB-3HIP_EN Bool t/f f TODO COM_PCS_PLD_IB-3HRDRSTCTRL_BAGGUSR_EN t/f f TODO COM_PCS_PLD_IB-3HRDRSTCTRL_BAGGUSR_EN t/f f TODO COM_PCS_PLD_IB-3HRDRSTCTRL_BAGGUSR_EN t/f f TODO COM_PCS_PLD_IB-3TESTBUF_SEL_Mux * pcs8g * pma_if COM_PCS_PLD_IB-3USRMODE_SELMRST * usermode * last_frz * usermode * last_frz COM_PCS_PLD_RI-D_SIDE_RES_SMGW * pld * b_hip					_9***	
COM_PCS_PLD_IB_HDRSTCTRI_BERGUSR_EN						
COM_PCS_PLD_IB_HDRSTCTRI_BERGUSR_EN						
COM_PCS_PLD_IB_HCDRSTCTRI_REGE_EN COM_PCS_PLD_IB_TESTBUF_SEL_Mux • pcs8g • pma_if com_PCS_PLD_IB_USRMODE_SELMRST • usermode • last_frz com_PCS_PLD_RB_D_SIDE_RES_SIMGX • pld • b_hip				t/f	f	TODO
COM_PCS_PLD_IB_DISIDE_RES_SIMink COM_PCS_PLD_RB_D_SIDE_RES_SIMink com_PC						
• pcs8g • pma_if COM_PCS_PLD_IB_USRMODE_SEIMR&T • usermode • last_frz COM_PCS_PLD_RU_D_SIDE_RES_SIMUX • pld • b_hip Pld TODO • pld • b_hip				t/f		
* pma_if * pma_if * usermode * usermode * usermode * last_frz * usermode * last_frz * com_PCS_PLD_Ri_D_SIDE_RES_SIMGO * pld * b_hip * com_PCS_PLD_Ri_D_SIDE_RES_SIMGO * pld * b_hip	COM_PCS_PLD_I	1 0 -2TESTBUF_SEL	L Mux		pcs8g	TODO
COM_PCS_PLD_RID_SIDE_RES_SIMGE com_PCS_PLD_RID_SIDE_RES_SIMGE						
usermode **last_frz **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **pld **p				• pma_if		
usermode **last_frz **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **COM_PCS_PLD_PI_D_SIDE_RES_SIMUX** **pld **b_hip** **pld **p	COM DCC DID I	IL AICDMODE OF	TAGME		110 amo o d -	TODO
* last_frz COM_PCS_PLD_RI_D_SIDE_RES_SINGIX * pld * b_hip Pld * TODO * pld * b_hip * pld * b_hip * pld * b_hip * pld * pld * b_hip * pld * pld * pld * b_hip * pld * b_hip	COM_PCS_PLD_I	D-AUSKINIODE_SE	LLI VII IXXO I	• usarmoda	usermode	1000
COM_PCS_PLD_RIJ_D_SIDE_RES_SIMIN • pld • b_hip TODO TODO						
* pld * b_hip * pld * b_hip * pld * b_hip * pld * pld * b_hip * pld * DOO				1431_112		
* pld * b_hip COM_PCS_PLD_RID_SIDE_RES_SIMit * pld * b_hip * pld * b_hip COM_PCS_PLD_RID_SIDE_RES_SIMit * pld * b_hip * pld * b_hip * pld * TODO * pld * b_hip COM_PCS_PLD_RID_SIDE_RES_SIMit * pld * b_hip * pld * TODO * pld * b_hip * pld * DOO *	COM_PCS_PLD I	ROLD_SIDE_RES	SINGOX		pld	TODO
COM_PCS_PLD_RILD_SIDE_RES_SIM(iik) • pld • b_hip Pld TODO • pld • b_hip				• pld	•	
* pld * b_hip COM_PCS_PLD_RIDD_SIDE_RES_SINGIN * pld * b_hip * pld * b_hip				• b_hip		
* pld * b_hip COM_PCS_PLD_RIDD_SIDE_RES_SINGIN * pld * b_hip * pld * b_hip						
* b_hip COM_PCS_PLD_RID_SIDE_RES_SINGib() * pld * b_hip * pld * pld * b_hip	COM_PCS_PLD_I	RULD_SIDE_RES_S	S RACidx		pld	TODO
COM_PCS_PLD_RIL-D_SIDE_RES_SINGIN • pld • b_hip COM_PCS_PLD_RIL-D_SIDE_RES_SINGIN • pld • b_hip COM_PCS_PLD_RIL-D_SIDE_RES_SINGIN • pld • b_hip rodo • pld • b_hip						
* pld * b_hip COM_PCS_PLD_RIDD_SIDE_RES_SINGIN * pld * b_hip COM_PCS_PLD_RIDD_SIDE_RES_SINGIN * pld * b_hip pld * pld * b_hip TODO * pld * b_hip				• b_hip		
* pld * b_hip COM_PCS_PLD_P0_D_SIDE_RES_SINGIN * pld * b_hip COM_PCS_PLD_R0_D_SIDE_RES_SINGIN * pld * b_hip pld * pld * b_hip	COM DCC DID I	MID CIDE DEC	CD G to		nld	TODO
• b_hip com_pcs_pld_pd_side_res_sratian • pld • b_hip com_pcs_pld_pd_side_res_sratian • pld • b_hip rodo pld • pld • b_hip	COM_PCS_PLD_I	SIDE_KES_	DIMELLIA	• nld	più	טטט
COM_PCS_PLD_RIL-D_SIDE_RES_SINGIN • pld • b_hip COM_PCS_PLD_RIL-D_SIDE_RES_SINGIN • pld • b_hip pld TODO • pld • b_hip						
• pld • b_hip COM_PCS_PLD_R0_D_SIDE_RES_SR02x • pld • pld • b_hip TODO				p		
• pld • b_hip COM_PCS_PLD_R0_D_SIDE_RES_SR02x • pld • pld • b_hip TODO	COM_PCS_PLD_I	POLD_SIDE_RES_S	S RACidxl		pld	TODO
COM_PCS_PLD_RIL-D_SIDE_RES_SINGEX • pld • b_hip TODO				• pld	•	
• pld • b_hip				• b_hip		
• pld • b_hip						
• b_hip	COM_PCS_PLD_I	RULD_SIDE_RES_\$	SRACI2x		pld	TODO
COM_PCS_PLD_RD_SIDE_RES_SINGE pld TODO				• b_hɪp		
COM_FCS_FED_FMES_SIDE_KES_SIMMIX pid 1000	COM DCS DID I	out by citie dec c	SD G &		nld	TODO
• pld	COM_FCS_FLD_F	SIDE_KES_S	DINATTA	• nld	più	1000
• b_hip						
				r		
COM_PCS_PLD_RD_SIDE_RES_\$RACIA* pld TODO	COM_PCS_PLD_I	POLD_SIDE_RES_S	SRACIAX		pld	TODO
• pld					-	
• b_hip				• b_hip		
COM_PCS_PLD_RI_D_SIDE_RES_SINGSx pld TODO	COM_PCS_PLD_H	ROLD_SIDE_RES_\$	SINGEX	1.	pld	TODO
• pld						
• b_hip				• b_hip		
continues on next page.					contin	loc on poyt page

Table 9 – continued from previous page

TODO	Name	Instance	Type	d from previous pa Values	Default Default	Documenta-
Pod	Name	Ilistatice	Туре	values	Delault	
Pid	COM DCC DLL	DID CIDE DEC	CDGG		nld	
Description	COM_FCS_FLL	TUBE_SIDE_KES_	SINULUX	• nld	più	1000
COM_PCS_PLD_RU_D_SIDE_RES_SIMUR • pld • b_hip com_PCS_PLD_RU_D_SIDE_RES_SIMUR • pld • b_hip com_PCS_PLD_SIDE_RES_SIMUR • pld • b_hip com_PCS_PLD_SIDE_DATA_SRC Mux • pld • b_hip com_PCS_PMA_IF2AUTO_SPEED_INNI com_PCS_PMA_IF2BLOCK_SEL Bool com_PCS_PMA_IF2BCS_SEL Bool com_PCS_P						
• pld • b_hip				• b_mp		
• pld • b_hip	COM PCS PLI	DID SIDE DES	SRG7		nld	TODO
Description	COM_I CS_I LI	TIGED_SIDE_KES_	_SINCU/X	• nld	pid	1000
Pld						
• pld • b_hip pld TODO				- 0_mp		
• pld • b_hip pld TODO	COM PCS PLI	D ROLD SIDE RES	SRAG®:		nld	TODO
Description	0011_1 00_1 22		- Diversity	• pld	Pia	1020
Pid						
Pold Polhip Pol						
Pold Polhip Pol	COM PCS PLE	PU-D SIDE RES	SRMG9x		pld	TODO
* b_hip pld * pld * pld * pld * b_hip pld * b_hip pld * b_hip pld * b_hip * pld *				• pld	r	
Pod						
• pld • b_hip				P		
• pld • b_hip	COM PCS PLI	SOFEE DATA SRO	Mux	1	pld	TODO
• b_hip				• pld	1	
COM_PCS_PMA_ IF2AUTO_SPEED_Bibbl						
COM_PCS_PMA_IF2BLOCK_SEL Bool Vf f TODO				- r		
COM_PCS_PMA	COM_PCS_PM.	A_IF2AUTO_SPEE	D_ IB EN61	t/f	f	TODO
COM_PCS_PMA				t/f	f	TODO
Off					off	TODO
• force				• off		
COM_PCS_PMA_IF2G3PCS				• force0		
COM_PCS_PMA				• force1		
COM_PCS_PMA						
COM_PCS_PMA_IF_2PM_GEN1_2	COM_PCS_PM	A_IF2G3PCS	Bool	t/f	f	TODO
COM_PCS_PMA_IF2PM_GEN1_2	COM_PCS_PM.	A_IF2PMA_IF_DF	_B No1	t/f	f	TODO
• cnt_32k • cnt_64k COM_PCS_PMA_IF2PPMSEL Mux • default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_300 • ppm_500 • ppm_1000 • ppm_1				0-1	0	TODO
COM_PCS_PMA_IF2PPMSEL Mux	COM_PCS_PM.	A_IF2PM_GEN1_2	C IM T IX		cnt_32k	TODO
COM_PCS_PMA_IF2PPMSEL Mux				• cnt_32k		
• default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_300 • ppm_500 • ppm_500 • ppm_1000 • ppm_1000				I		
• default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_300 • ppm_500 • ppm_500 • ppm_1000 • ppm_1000						
• default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_300 • ppm_250 • ppm_500 • ppm_1000 • ppm_1000	COM_PCS_PM	A_IF2PPMSEL	Mux		default	TODO
• ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000 • ppm_1000				• default		
ppm_62_5				• ppm_100		
• ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000				• ppm_125		
• ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000				•		
• ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000				ppm_62_5		
• ppm_300 • ppm_250 • ppm_500 • ppm_1000						
• ppm_250 • ppm_500 • ppm_1000						
• ppm_500 • ppm_1000						
				•		
				ppm_1000		
ppm_other				•		
				ppm_other		

Table 9 – continued from previous page

		bie 9 – continued		<u> </u>	_
Name	Instance	Туре	Values	Default	Documenta-
					tion
COM PCS PMA	_IF2PPM_CNT_RS	TBool STB	t/f	f	TODO
			t/f	f	TODO
	_IF2PPM_POST_E		U1	200	TODO
COM_PCS_PMA		TINIUI DLI	200	200	1000
			• 200		
			• 400		
PCS8G BASE A	DODR	Ram	000-7ff		TODO
	T0£2ROADCAST I		t/f	f	TODO
_	X_0-22_SYMBOL_F		000-fff	0	TODO
			000-111		
PCS8G_DIGI_RA	X_ ®-B 10B_DECODI	E KWIUX		off	TODO
			• off		
			• sgx		
			• ibm		
PCS8G DIGI RY	X_08-B10B_DECODI	ERMONITPHT SEL		data_8b10b	TODO
I COOG_DIGI_KA	LWWIOD_DLCODI	DIMINIMO II O I_ODD		uaua_00100	1000
			4.4. 01.101		
			data_8b10b		
			•		
			data_xaui_s	m	
PCS8G DIGI RX	X_0ACC_BLOCK_S	EMux		same	TODO
			• same		
			• other		
			- ouici		
DCC0C DICI D	V OWNERO EDDOD	DEDITAGE EN	. 10	C	TODO
	X_0A12JTO_ERROR_		t/f	f	TODO
	X_0A2UTO_SPEED_1		40 bits	0	TODO
PCS8G_DIGI_RX	X_0B1DS_DEC_CLO	C K o@ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	K_0B2ST_CLOCK_C	ABIGNG_EN	t/f	f	TODO
PCS8G_DIGI_R	X_0B12ST_CLR_FLA	GB 6N	t/f	f	TODO
PCS8G_DIGI_R		Mux	W1	disable	TODO
1 C50G_DIGI_K	L_BEST_VER	WIUX	• disable	uisabic	1000
			• disable		
			• incremen-		
			tal		
			• cjpat		
			• crpat		
			•		
PCS8G DIGI R	X_0B2T_REVERSAI	. IBO61	t/f	f	TODO
	X_BYTEORDER_C			f	TODO
			1 to 1		
PCS8G_DIGI_R	X_ BY TE_DESERIA	A LIMINION K	1. 1.	disable	TODO
			• disable		
			• bds_by_2		
			•		
			bds_by_2_d	let	
PCSSC DIGI D	X_0B2YTE_ORDER	Ram	23 bits	0	TODO
PCS8G_DIGI_RX		Ram	30 bits	0	TODO
	X_@FIFO_RST_PLI		t/f	f	TODO
PCS8G_DIGI_RX	X_0C2D_PATTERN	Ram	00-ff	0	TODO
	1				uce on poyt page

Table 9 – continued from previous page

	ıa	bie 9 – continued	l from previous pa	ge	
Name	Instance	Туре	Values	Default	Documenta-
					tion
PCS8G_DIGI_RX	X (0CP,K1	Mux		clk1	TODO
1 0500_5101_10		1,10,1	• clk1	VIII	1020
			• tx_pma		
			• agg		
			•		
			agg_top_or_	_bottom	
PCS8G_DIGI_RX	X_0G2LK2	Mux		rcvd_clk	TODO
			 rcvd_clk 		
			• tx_pma		
			• ref-		
			clk_dig2		
			UM_drg2		
DC68C DIGI D	X_0G2LK_FREE_RUI	INDAMNIC EN	t/f	f	TODO
			V1	disable	
PCS8G_DIGI_R2	X_OPESKEW	Mux		disable	TODO
			• disable		
			• xaui		
			• srio_v2p1		
PCS8G_DIGI_RX	X_ODESKEW_PROC	BAJONLY_EN	t/f	f	TODO
PCS8G DIGI RX	X ODESKEW RDCI	BEGATING EN	t/f	f	TODO
	X_0DW_DESKEW_			f	TODO
	X_(D2W_PC_WRCLI		t/f	f	TODO
	X_(D)2W_RM_RDCL		t/f	f	TODO
	V_ODW_RM_WRCL		t/f	f	TODO
	X_0D2W_WA_CLOC		t/f	f	TODO
	X_0E12DLE_CLOCK_		t/f	f	TODO
PCS8G_DIGI_RX	X_0E12DLE_EIOS_E1	l Bool	t/f	f	TODO
PCS8G_DIGI_RX	X_0EDDLE_ENTRY_	IIBIo@N	t/f	f	TODO
PCS8G DIGI RX	X_0E12DLE_ENTRY_	SBodAN	t/f	f	TODO
	X_ŒRR_FLAGS_SE			flags_8b10b	TODO
1 0500_5101_10			•	11485_00100	1020
			flags_8b10b		
			• flags_wa	,	
			- nags_wa		
DCCCC DICI BY	Y (IM)VALID CODI	TOTAL ON THE	1.45	£	TODO
	_ONVALID_CODE		NUΓ	f	TODO
PCS8G_DIGI_RX	X_OP-AND_EDB_ERRO	D RA LKEPLACE		edb	TODO
			• edb		
			• pad		
			•		
			edb_dynam	ic	
PCS8G DIGI R	X_OP-ARALLEL_LO	OBBAICK EN	t/f	f	TODO
	X OPOST PI		t/f	f	TODO
	X_0-2111-0_RS1_F1 X_0-2S_BYPASS_E		t/f	f	TODO
	V_OPOS_URST_EN		t/f	f	TODO
PCS8G_DIGI_RX	X_ 0P-0 _RDCLK_GA	LIBOGLEN	t/f	f	TODO

Table 9 – continued from previous page

Nama			I from previous pa	•	Degumente
Name	Instance	Type	Values	Default	Documenta-
					tion
PCS8G_DIGI_RX	K_ _0P-E IASE_COMPE	NIMATION_FIFO		normal_latency	TODO
			• nor-		
			mal_latency	/	
			•		
			pid ctrl no	rmal_latency	
			•	_ ,	
			low_latency	,	
			•		
			pid_ctrl_lov	y latency	
			• regis-	v_ratericy	
			ter_fifo		
			ter_iiio		
Page Pres	A COMPLETE STA	D 1	. 16	C .	mono
PCS8G_DIGI_RX		Bool	t/f	f	TODO
	K_PPZANE_BONDI		t/f	f	TODO
	_0P2 ANE_BONDI		t/f	f	TODO
PCS8G_DIGI_RX	K_OPMA_DW	Num		8	TODO
			• 8		
			• 10		
			• 16		
			• 20		
			20		
PCS8G_DIGI_RX	L LOPOLARITY_INV	 EBRASHION_EN	t/f	f	TODO
PCS8G DIGI RX	C_0P:O LINV_8B10B	IBEGI EN	t/f	f	TODO
	CPRBS_CLOCK_		t/f	f	TODO
	CPRBS_CLR_FLA		t/f	f	TODO
PCS8G_DIGI_RX		Mux	U1	disable	TODO
1 C50O_DIGI_IA	L_U-MDS_VER	With	• disable	disable	ТОВО
			disable		
				0 10	
			prbs_7_dw_	8_10	
			•		
			prbs_23_dv	v_ht_sw	
			•		
			prbs_7_sw_	hf_dw_lf_sw	
			•		
			prbs_lf_dw	_mf_sw	
			•		
			prbs_23_sw	_mf_dw	
			• prbs_15	_	
			• prbs_31		
			P100_51		
PCS8G DIGI PX	L LORATHER_MATO	HR am	68 bits	0	TODO
PCS8G_DIGI_RX		Mux	00 0163	rcvd_clk	TODO
r C30G_DIGI_K/	TOKK AD_CTV	IVIUX	A mass d =11.	icvu_cik	1000
			• rcvd_clk		
			• tx_pma		
PCS8G_DIGI_RX	K_ORD_CLK	Mux		rx_clk	TODO
			• rx_clk		
			• pld		
	1	1	I .	<u> </u>	uoc on novt page

Table 9 – continued from previous page

Name I	Instance	Type	Values	Default	Documenta-
INAIIIE	IIIStarice	туре	values	Delault	
PCS8G_DIGI_RX_0	NEWSECIK SEI E	NRool	t/f	f	tion TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G DIGI RX (_	00-7f	0	TODO
				f	TODO
PCS8G_DIGI_RX_(
PCS8G_DIGI_RX_(t/f	f	TODO
PCS8G_DIGI_RX_0		_	t/f	f	TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G_DIGI_RX_0			t/f	f	TODO
PCS8G_DIGI_RX_(ŒST_BUS_SEL	Mux	 prbs_bist tx tx_ctrl_plan wa deskew rm rx_ctrl pcie_ctrl rx_ctrl_plan agg 		TODO
PCS8G_DIGI_RX_0	OVALID_MASK_I	E lB ool	t/f	f	TODO
PCS8G_DIGI_RX_0				auto_align_pld_ct	rlTODO
			auto_align_sync_smde- terminis- tic_latencybit_slip		
PCS8G_DIGI_RX_0	OA2A_CLK_SLIP_	SRAGING	000-3ff	0	TODO
PCS8G_DIGI_RX_0	OW2A_CLOCK_GA	ATBN6J_EN	t/f	f	TODO
PCS8G_DIGI_RX_0			US	delayed	TODO
				-	
			delayedimmediate		
PCS8G_DIGI_RX_(0A2A_DISP_ERR_		• immediate	f	TODO
PCS8G_DIGI_RX_0 PCS8G_DIGI_RX_0	0A2A_DISP_ERR_		• immedi- ate	f f	TODO TODO

Table 9 – continued from previous page

			irom previous pa	<u>- </u>	
Name	Instance	Type	Values	Default	Documenta- tion
PCS8G_DIGI_RX_	OW2A_PLD_CONT	RIVILLED		level_sensitive	TODO
			•		
			level_sensit	ive	
			•		
			pid_ctrl_sw		
			• ris-		
			ing_edge_se	ensitive	
PCS8G_DIGI_RX_	0W2A_SYNC_SM_	CREAL	38 bits	0	TODO
PCS8G_DIGI_RX_	(NAZR_CLK	Mux		rx_clk2	TODO
			• rx_clk2		
			• tx-		
			fifo_rd_clk		
PCS8G_DIGI_TX_	SER 10B DISP CT	`RWux		off	TODO
			• off		
			• on_ib		
			• on		
PCS8G_DIGI_TX_	%B 10B_ENCODE	ERMux		off	TODO
			• off		
			• ibm		
			• sgx		
PCS8G_DIGI_TX	RABIOR ENCODE	FIMINIPI IT		xaui_sm	TODO
resoc_bioi_fix_		in i	• xaui_sm	Addi_Siii	TODO
			• nor-		
			mal_data_p	ath	
			•		
			gige_idle_c	onversion	
PCS8G_DIGI_TX	AGC BLOCK S	E M ux		same	TODO
			• same		
			• other		
PCS8G_DIGI_TX_			t/f	f	TODO
PCS8G_DIGI_TX_	(BB2ST_GEN	Mux		disable	TODO
			• disable		
			• incremen-		
			tal		
			• cjpat		
			• crpat		
PCS8G_DIGI_TX_	_	Bool	t/f	f	TODO
PCS8G_DIGI_TX_			t/f	f	TODO
PCS8G_DIGI_TX_			t/f	f	TODO
PCS8G_DIGI_TX_			t/f	f	TODO
PCS8G_DIGI_TX_			t/f	f	TODO
PCS8G_DIGI_TX_	©C_DISPARITY	_EENool	t/f	f	TODO
					iae on navt naga

Table 9 – continued from previous page

Mana	Inatanaa			Default	Desuments
Name	Instance	Туре	Values	Default	Documenta-
			0.00.1.00		tion
	_@D_PATTERN	Ram	000-1ff	0	TODO
		CBKo_cSIWITCH_EN	t/f	f	TODO
	_ 0F1 FORD_CLOCI		t/f	f	TODO
			t/f	f	TODO
PCS8G_DIGI_TX	_ JFO RCE_ECHAR	_ B Mol	t/f	f	TODO
PCS8G_DIGI_TX	_ JF:O RCE_KCHAR	_ B Nol	t/f	f	TODO
PCS8G_DIGI_TX	_@2_FREQUENC	Y <u>M</u> SACXALING		off	TODO
			 off 		
			• on		
PCS8G_DIGI_TX	0-2 OPBACK	Bool	t/f	f	TODO
		E lk ool	t/f	f	TODO
	 _OP-CS_BYPASS_E		t/f	f	TODO
	OPEIASE_COMPE			normal_latency	TODO
T CSGG_DIGI_I7	L_W En ROB_CONT E	T WORDER TO TY _ I II O	• nor-	normar_natency	TODO
			mal_latency	,	
			mai_tatency		
			nid etrl no	rmal_latency	
			piu_cu1_iio.	illiai_latency	
			love lotomor		
			low_latency		
				1.4	
			pid_ctrl_lov ·	v_ratency	
			• regis-		
			ter_fifo		
DOGGO DIGI EN				0.11	more o
PCS8G_DIGI_TX		K <u>M</u> RıxSEL		refclk	TODO
PCS8G_DIGI_TX	_@PATFIFO_REFCL	K <u>M</u> BixSEL	• refclk	refclk	TODO
PCS8G_DIGI_TX	⊈PÐ FIFO_REFCL	K <u>M</u> Bu <u>x</u> SEL	• refclk • tx_pma	refclk	TODO
	COPETFIFO_REFCL		• tx_pma	refclk	TODO
			• tx_pma • pld		
			• tx_pma		
PCS8G_DIGI_TX	(PEFIFO_WRITE	_OTuk_SEL	tx_pmapldtx_clk	pld	TODO
PCS8G_DIGI_TX	COPETATIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk	pld	TODO
PCS8G_DIGI_TX	COPETATIFO_WRITE	_OTuk_SEL	• tx_pma • pld • tx_clk	pld	TODO
PCS8G_DIGI_TX	COPETATIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk	pld	TODO
PCS8G_DIGI_TX	COPETATIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f ON	pld	TODO
PCS8G_DIGI_TX	_@-£ FIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f DN • individual	pld f individual	TODO
PCS8G_DIGI_TX	_@-£ FIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f DN • individual • bun-	pld f individual	TODO
PCS8G_DIGI_TX	_@-£ FIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f DN • individual • bun-	pld f individual	TODO
PCS8G_DIGI_TX	_@-£ FIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f DN • individual • bundled_master	pld f individual	TODO
PCS8G_DIGI_TX	_@-£ FIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f DN • individual • bundled_master	pld f individual	TODO
PCS8G_DIGI_TX	_@-£ FIFO_WRITE	_Mukk_SEL NBo@OMP_EN	• tx_pma • pld • tx_clk t/f DN • individual • bundled_master • slave_above	pld f individual	TODO

Table 9 – continued from previous page

	a irom previous pa	<u> </u>	
Name Instance Type	Values	Default	Documenta- tion
PCS8G_DIGI_TX_P2ANE_BONDING/LGONSUMPTI	ON	individual	TODO
	• individual • bun- dled_maste • slave_abov	r	
	slave_belov	¥	
PCS8G_DIGI_TX_P2ANE_BONDINGoMASTER	t/f	f	TODO
PCS8G_DIGI_TX_IPMA_DW Num	• 8 • 10 • 16 • 20	8	TODO
PCS8G_DIGI_TX_@QLARITY_INVERSION_EN	t/f	f	TODO
PCS8G_DIGI_TX_ @-R BS_CLOCK_ G_R56 1_EN	t/f	f	TODO
PCS8G_DIGI_TX_PRBS_GEN Mux PCS8G_DIGI_TX_PRBS_GEN	• disable • prbs_7_dw • prbs_23_dv	disable 8_10 v_hf_sw hf_dw_lf_sw _mf_sw	TODO
PCS8G_DIGI_TX_ (\$-Y MBOL_SWAP_ IE 061	t/f	f	TODO
PCS8G_DIGI_TX_GXCLK_FREERUN_EN	t/f	f	TODO
PCS8G_DIGI_TX_(FXPCS_URST_ENBool	t/f	f	TODO
PCS8G_MDIO_DI 9-2 CVP_EN Bool	t/f	f	TODO
PCS8G_MDIO_DI \(\) -FORCE_EN Bool	t/f	f	TODO
PCS8G_PIPE_INTB-2TOP_DESERIAIB_063N	t/f	f	TODO
PCS8G_PIPE_INTB_2TOP_ERROR_RMRIxACE_PAD	• edb • pad	edb	TODO
PCS8G_PIPE_INTB-2TOP_IND_ERRORO_REPORTING	f t/f	f	TODO
PCS8G_PIPE_INTB-2TOP_PHYSTATUSORST_TOGGI		f	TODO
PCS8G_PIPE_INTB-ZOP_RPRE_EMRhmSETTINGS	30 bits	0	TODO
PCS8G_PIPE_INTB-ZOP_RVOD_SERASETTINGS	30 bits	0	TODO
PCS8G_PIPE_INTB-ZOP_RXDETECBookYPASS_EN	t/f	f	TODO
PCS8G_PIPE_INTB-ZOP_RX_PIPE_BNol	t/f	f	TODO
	41		inues on next page

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
		1,715		_ = 51515115	tion
PCS8G PIPE IN	TB-TOP_TXSWIN	GBEN	t/f	f	TODO
	TB-TOP_TX_PIPE		t/f	f	TODO
	ISQLATION_EN		t/f	f	TODO
	TB-2TOP_ELECIDI		0-7	0	TODO
	TB-2TOP_PHY_STA		0-7	0	TODO
	U0.72_BROADCAS		t/f	f	TODO
PLD_PCS_IF_BA		Ram	000-7ff		TODO
PLD_PCS_MDIC		Bool	t/f	f	TODO
PLD_PCS_MDIC	_ D IS_FORCE_EN	Bool	t/f	f	TODO
	RO-ISOLATION_E		t/f	f	TODO
PMA_PCS_DEFA	WLT_BROADCAS	TBEN	t/f	f	TODO
PMA_PCS_IF_B		Ram	000-7ff		TODO
PMA_PCS_MDI	O_ODAS_CVP_EN	Bool	t/f	f	TODO
PMA_PCS_MDI	ODAS_FORCE_EN	Bool	t/f	f	TODO
PMA_PCS_POW	ER-2ISOLATION_E	NBool	t/f	f	TODO
RX_PCS_PLD_II	_OPCS_SIDE_BLO	C KI<u>u</u>S EL		default	TODO
			 default 		
			• pcs8g		
RX_PCS_PLD_S	IDDE2_DATA_SRC	Mux		pld	TODO
			• pld		
			• b_hip		
RX_PCS_PMA_I	F0-2	Mux		default	TODO
			 default 		
			• pcs8g		
RX_PCS_PMA_I	F <u>0</u> CLKSLIP_SEL	Mux		pld	TODO
			• pld		
			•		
			slip_pcs8g		
TW DOG DIE G	TOTAL CDC	3.6		1.1	TODO
TX_PCS_PLD_S	IDEZDATA_SRC	Mux	1 1	pld	TODO
			• pld		
			• b_hip		
TV DCC DMA I	EOM OCK CEI	M		1 - C 14	TODO
TX_PCS_PMA_I	r <u>u</u> baluck_SEL	Mux	default	default	TODO
			• pcs8g		

2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
BIST MEMORY	_SETTINGS_DATA	Ram	75 bits	0	TODO
BRIDGE_66MHZ		Bool	t/f	f	TODO
BR_RCB	_	Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BY-		Bool	t/f	f	TODO
PASS_CLK_SWI	ТСН				
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_RELA	ATION	Mux		plesiochronous	TODO
			• ple-		
			siochronous		
			•		
			mesochrono	ous	
	NSERT_LIMIT_D		0-f	0	TODO
CORE_CLK_DIS	ABLE_CLK_SWIT	COMHux		core_clk_out	TODO
			•		
			core_clk_ou	ıt	
			• pld_clk		
CODE CLY DI	AIDED	NI		4	TODO
CORE_CLK_DIV	IDEK	Num	• 1-2	4	TODO
			• 4		
			• 8		
			• 16		
			- 10		
CORE_CLK_OU	T SEL	Mux		div_1	TODO
CORE_CER_CC	1_522	TVI GA	• div_1	u1, _1	1020
			• div_2		
			· <u> </u>		
CORE_CLK_SEI		Mux		core_clk_out	TODO
			•	_ _	
			core_clk_ou	ıt	
			• pld_clk		
CORE_CLK_SOU	JRCE	Mux		pll_fixed_clk	TODO
			•		
			pll_fixed_cl	k	
			•		
			core_clk_in		
			• pclk_in		
CUD CLIL DESC		D 1	. 10	C	TODO
CVP_CLK_RESE	ET.	Bool	t/f	f	TODO

Table 10 – continued from previous page

Na			d from previous pa	•	Daniman
Name	Instance	Туре	Values	Default	Documenta- tion
CVP_DATA_CO	MPRESSED	Bool	t/f	f	TODO
CVP_DATA_ENG	RYPTED	Bool	t/f	f	TODO
CVP_ISOLATIO	N	Bool	t/f	f	TODO
CVP_MODE_RE	SET	Bool	t/f	f	TODO
CVP_RATE_SEL		Mux	• full_rate • half_rate	full_rate	TODO
DE- VICE_NUMBER	_DATA	Ram	00-1f	0	TODO
DEVSELTIM		Mux	fast_devsel_ medium_de slow_devse	vsel_decoding	inkgODO
DIS- ABLE_AUTO_C	RS	Bool	t/f	f	TODO
DIS- ABLE_CLK_SW		Bool	t/f	f	TODO
DIS- ABLE_LINK_X2		Bool	t/f	f	TODO
DIS- ABLE_TAG_CH		Bool	t/f	f	TODO
	ERDOWN_COUN	TREMATA	00-ff	0	TODO
EN-	 R_HALF_RATE_M	Bool	t/f	f	TODO
EN- ABLE_CH01_PC	LK_OUT	Mux	• pclk_ch0 • pclk_ch1	pclk_ch0	TODO
EN- ABLE_CH0_PCI	K_OUT	Mux	• pclk_centra • pclk_ch01	pclk_central	TODO
EN- ABLE RX BUF	FER_CHECKING	Bool	t/f	f	TODO
EN- ABLE_RX_REO		Bool	t/f	f	TODO
FASTB2BCAP	L. Liui (O	Bool	t/f	f	TODO
FC_INIT_TIMER	DATA	Ram	000-7ff	0	TODO
	L_TIMEOUT_CO		00-7H 00-ff	0	TODO
	L_UPDATE_COU		00-1f	0	TODO
TEOM_COMING	L_UIDAIE_COU	ANGINGTA	00-11	U aantinu	

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documenta-
	"			tion
GEN12_LANE_RATE_MODE	Mux	• gen1 • gen1_ge	gen1	TODO
HARD_RESET_BYPASS	Bool	t/f	f	TODO
IEI_ENABLE_SETTINGS	Mux	• disabled • dis- able_iei • gen2_in: • gen2_in: • gen2_in:	disabled	TODO ei_sd
JTAG_ID_DATA	Ram	128 bits	0	TODO
L01_ENTRY_LATENCY_DATA	Ram	00-1f	0	TODO
LANE_MASK	Mux	• x8 • x1 • x2 • x4	x8	TODO
LAT- TIM_RO_DATA	Ram	00-7f	0	TODO
MDIO_CB_OPBIT_ENABLE	Bool	t/f	f	TODO
MEMWRINV	Mux	• ro • rw	ro	TODO
MILLISEC- OND_CYCLE_COUNT_DATA	Ram	20 bits	0	TODO
MULTI_FUNCTION	Num	• 1-8	1	TODO
NA- TIONAL_INST_THRU_ENHAN	Bool	t/f	f	TODO

Table 10 – continued from previous page

Name		DIE 10 – continued	Values	Default	Documenta-
ivame	Instance	Type	values	Delault	
DOIE MODE		3.6			tion
PCIE_MODE		Mux	 ep_native ep_legacy rp sw_up sw_dn bridge switch_mod 		TODO
			shared_mod		
PCIE_SPEC_1P0	COMPLIANCE	Mux	• spec_1p0a • spec_1p1	spec_1p0a	TODO
PCLK OUT SEL	,	Mux		core_clk_en	TODO
			core_clk_erpclk_out	ı	
PIPEX1_DEBUG	SEL	Bool	t/f	f	TODO
PLNIOTRI GATI		Bool	t/f	f	TODO
PORT_LINK_NU	MBER DATA	Ram	00-ff	0	TODO
REGIS-	_	Bool	t/f	f	TODO
TER_PIPE_SIGN	ALS				
		ARDADRESS_DATA	00-ff	0	TODO
_	 L_MEMORY_SET		0000-ffff	0	TODO
RSTC-	_	Ram	20 bits	0	TODO
TRL_1MS_COU	NT_FREF_CLK_V				
RSTC-		Ram	20 bits	0	TODO
TRL_1US_COUN	T_FREF_CLK_VA	LUE			
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_C	RST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_R	ST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_SF	RST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_DEBUG_E	1				
RSTC-		Bool	t/f	f	TODO
TRL_FORCE_IN	ACTIVE_RST				

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
RSTC- TRL_FREF_CLK	_SELECT	Mux	 disabled ch0_sel ch1_sel ch2_sel ch3_sel ch4_sel ch5_sel ch6_sel ch7_sel ch8_sel ch9_sel ch10_sel ch11_sel 	disabled	TODO
RSTC- TRL_HARD_BL0	OCK_ENABLE	Mux	hard_rst_ctl pld_rst_ctl	hard_rst_ctl	TODO
RSTC- TRL_HIP_EP		Mux	• hip_not_ep • hip_ep	hip_not_ep	TODO
RSTC- TRL_LTSSM_DI	SABLE	Bool	t/f	f	TODO
RSTC-	_PLL_LOCK_SEL	Mux ECT	• disabled • ch1_sel • ch4_sel • ch4_10_sel	disabled	TODO
RSTC- TRL_OFF_CAL_	DONE_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123_567		TODO

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
		1,75			tion
RSTC- TRL_OFF_CAL_	EN_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123_56		TODO
RSTC- TRL_PERSTN_S	ELECT	Mux	• per- stn_pin • per- stn_pld	perstn_pin	TODO
RSTC- TRL_PERST_EN	JABLE	Mux	• level • neg_edge	level	TODO
RSTC- TRL_PLD_CLR		Bool	t/f	f	TODO
RSTC- TRL_RX_PCS_R	ST_N_INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PCS_R	ST_N_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123456	78_out	TODO

Table 10 – continued from previous page

Name In	stance	Туре	trom previous pa	Default	Documenta-
Trainio III	lotarioo	1,00	Valado	Boldan	tion
RSTC-		Mux		disabled	TODO
TRL_RX_PLL_FRE	Q_LOCK_SELE		disabledch0_selch01_selch0123_sel		ТОДО
			ch0123_567 ch0123_567 ch0123_phs ch01_phs_s	78_phs_sel s_sel el	
			_1 _		
RSTC- TRL_RX_PLL_LOC	K_SELECT	Mux	 disabled ch0_sel ch01_sel ch0123_sel ch0123_566 		TODO
RSTC- TRL_RX_PMA_RST	TB_CMU_SELE	Mux CT	• disabled	disabled	TODO
			ch1cmu_sel		
RSTC- TRL_RX_PMA_RST	TB_INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PMA_RST	TB_SELECT	Mux	 disabled ch0_out ch01_out ch0123_out ch0123456 		TODO
			eh0123456		

Table 10 – continued from previous page

Table 10 – continued from previous page					
Name	Instance	Type	Values	Default	Documenta- tion
RSTC- TRL_TIMER_A_	ТҮРЕ	Mux	 disabled milli_secs mi- cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_A_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_B_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_B_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_C_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_C_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_D_	ТҮРЕ	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_D_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_E_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_E_	VALUE	Ram	00-ff	0 continu	TODO

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_F_1	ГҮРЕ	Mux	 disabled milli_secs mi- cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_F_V	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_G_		Mux	 disabled milli_secs mi- cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_G_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_H_'	ТҮРЕ	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_H_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_I_T	YPE	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_I_V	/ALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_J_T		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_J_V	/ALUE	Ram	00-ff	0	TODO

Table 10 – continued from previous page

Name Instance		ed from previous pa	Default	Documenta-
instance	Type	values	Delault	
DOTO	2.6		1' 1 1 1	tion
RSTC-	Mux		disabled	TODO
TRL_TX_CMU_PLL_LOCK_SELE	CT	• disabled		
		• ch1_sel		
		• ch4_sel		
		•		
		ch4_10_sel		
RSTC-	Mux		disabled	TODO
TRL_TX_LC_PLL_LOCK_SELECT	r	 disabled 		
		• ch1_sel		
		• ch7_sel		
RSTC-	Mux		disabled	TODO
TRL_TX_LC_PLL_RSTB_SELECT		disabled	answered.	1020
		• ch1 out		
		• ch7_out		
		CII/_out		
RSTC-	Bool	t/f	f	TODO
TRL_TX_PCS_RST_N_INV	BOOI	V1	1	ТОВО
RSTC-	M		disabled	TODO
	Mux	. 1 1.1 . 1	disabled	TODO
TRL_TX_PCS_RST_N_SELECT		• disabled		
		• ch0_out		
		• ch01_out		
		•		
		ch0123_out	t	
		•		
		ch0123456	78_out	
		•		
		ch0123456	78_10_out	
RSTC-	Bool	t/f	f	TODO
TRL_TX_PMA_RSTB_INV				
RSTC-	Bool	t/f	f	TODO
TRL_TX_PMA_\$YNCP_INV				
RSTC-	Mux		disabled	TODO
TRL_TX_PMA_\$YNCP_SELECT		 disabled 		
-		• ch1_out		
		• ch4_out		
		•		
		ch4_10_ou	f	
		J. 10_0u]	
RXFRE-	Ram	20 bits	0	TODO
QLK_CNT_DATA	1 Calli	20 0163		1000
RXFRE-	Bool	t/f	f	TODO
	B001	V1	1	1000
QLK_CNT_EN	Dam	0-f		TODO
RX_CDC_ALMOST_FULL_DATA	Ram		0	TODO TODO
RX_L0S_COUNT_IDL_DATA	Ram	00-ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM	T -	000-3ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM	MRIAN <u>n</u> DATA	000-3ff	0	TODO

Table 10 – continued from previous page

			trom previous pa		
Name	Instance	Туре	Values	Default	Documenta-
					tion
RX_PTR0_POSTE	ED_DPRAM_MAX	K_ RDAAT A	000-3ff	0	TODO
RX_PTR0_POSTE	ED_DPRAM_MIN	_IRAiTiA	000-3ff	0	TODO
SIN-		Ram	0-f	0	TODO
GLE_RX_DETEC	T DATA				
SKP_INSERTION		Bool	t/f	f	TODO
_	ULE_COUNT_DA		000-7ff	0	TODO
SLOT-	022_0001(1_2)	Mux	000 /11	dy-	TODO
CLK_CFG		William	• dy-	namic_slotelkefg	ТОВО
CER_CI G			namic_slote		
			nanne_siote	ikeig	
			static_slotel	kefgeff	
			static_stotci	KCIgon	
				1	
			static_slotcl	кстgon	
GV OFF FERRING		D 1	. 10		mono
SLOT_REGISTER	R_EN	Bool	t/f	f	TODO
TEST-		Bool	t/f	f	TODO
MODE_CONTRO					
TX_CDC_ALMO	ST_FULL_DATA	Ram	0-f	0	TODO
TX_L0S_ADJUST	Γ	Bool	t/f	f	TODO
TX_SWING_DAT	Ά	Ram	00-ff	0	TODO
USER_ID_DATA		Ram	0000-ffff	0	TODO
USE_CRC_FORW	/ARDING	Bool	t/f	f	TODO
VC0_CLK_ENAB		Bool	t/f	f	TODO
	R_MEMORY_SET		0000-ffff	0	TODO
	CTRL_COMPL_U		000-fff	0	TODO
			00-ff		TODO
	CTRL_COMPL_H	_		0	
	CTRL_NONPOST		00-ff	0	TODO
		HRanHEADER_DA		0	TODO
VC0_RX_FLOW_		_	000-fff	0	TODO
	CTRL_POSTED_		00-ff	0	TODO
VC1_CLK_ENAB	LE	Bool	t/f	f	TODO
VC_ENABLE		Bool	t/f	f	TODO
VSEC_CAP_DATA	A	Ram	0-f	0	TODO
VSEC_ID_DATA		Ram	0000-ffff	0	TODO
ASPM_OPTIONA	JOFTY	Bool	t/f	f	TODO
BAR0_64BIT_ME		Bool	t/f	f	TODO
BAR0_IO_SPACE		Bool	t/f	f	TODO
BARO PREFETCI		Bool	t/f	f	TODO
BARO_SIZE_MAS		Ram	28 bits	0	TODO
			20 UIIS		TODO
BAR1_64BIT_ME	CIMF_OTACE	Mux	. 4: .1.1.4	disabled	וטטט
			• disabled		
			• enabled		
			• all_one		
DADI IO COLCE	20.7	D 1	. 15	C	TODO
BAR1_IO_SPACE		Bool	t/f	f	TODO
BAR1_PREFETCI		Bool	t/f	f	TODO
BAR1_SIZE_MAS		Ram	28 bits	0	TODO
BAR2_64BIT_ME	EMF7SPACE	Bool	t/f	f	TODO
BAR2_IO_SPACE	E 0-7	Bool	t/f	f	TODO
	~ '	= 001			oc on poyt page

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
BAR2_PREFETC	HABLE	Bool	t/f	f	TODO
BAR2_SIZE_MA		Ram	28 bits	0	TODO
BAR3_64BIT_MI		Mux	disabledenabledall_one	disabled	TODO
BAR3_IO_SPACI	E 0-7	Bool	t/f	f	TODO
BAR3_PREFETC	HABLE	Bool	t/f	f	TODO
BAR3_SIZE_MA	S K - <u>7</u> DATA	Ram	28 bits	0	TODO
BAR4_64BIT_MI	E M-7 SPACE	Bool	t/f	f	TODO
BAR4_IO_SPACI	E 0-7	Bool	t/f	f	TODO
BAR4_PREFETC	HDATBLE	Bool	t/f	f	TODO
BAR4_SIZE_MA		Ram	28 bits	0	TODO
BAR5_64BIT_MI	EM- <u>7</u> SPACE	Mux	disabledenabledall_one	disabled	TODO
BAR5_IO_SPACI	E 0-7	Bool	t/f	f	TODO
BAR5_PREFETC		Bool	t/f	f	TODO
BAR5_SIZE_MA	S K - <u>7</u> DATA	Ram	28 bits	0	TODO
BRIDGE_PORT_	SØID_SUPPORT	Bool	t/f	f	TODO
BRIDGE_PORT_	V@7A_ENABLE	Bool	t/f	f	TODO
CLASS_CODE_I	DAJFA	Ram	24 bits	0	TODO
COMPLE- TION_TIMEOUT	0-7	Mux	 cmpl_a cmpl_abc cmpl_abcd cmpl_b cmpl_bc cmpl_bcd disabled 	cmpl_a	TODO
D0_PME	0-7	Bool	t/f	f	TODO
D1_PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2_PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME	0-7	Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHA- SIS_ENABLE	0-7	Bool	t/f	f	TODO
DE- VICE_ID_DATA	0-7	Ram	0000-ffff	0	TODO
DE- VICE_SPECIFIC	0-7 INIT	Bool	t/f	f	TODO

Table 10 – continued from previous page

Mama			d from previous pa	<u> </u>	Desuments
Name	Instance	Туре	Values	Default	Documenta-
DIE	0.7		0.0 00	0	tion
DIFF-	0-7	Ram	00-ff	0	TODO
CLOCK_NFTS_0				2	mor o
DIS-	0-7	Bool	t/f	f	TODO
ABLE_SNOOP_				2	mor o
	EPORT_SUPPORT		t/f	f	TODO
ECRC_CHECK_		Bool	t/f	f	TODO
ECRC_GEN_CA		Bool	t/f	f	TODO
	F 10S7_ COUNT_DA		0-f	0	TODO
ELEC-	0-7	Bool	t/f	f	TODO
TROMECH_INT					
EN-	0-7	Bool	t/f	f	TODO
	TION_TIMEOUT_				
EN-	0-7	Bool	t/f	f	TODO
	N_MSIX_SUPPO				
EN-	0-7	Bool	t/f	f	TODO
ABLE_LOS_ASP					
EN-	0-7	Bool	t/f	f	TODO
ABLE_L1_ASPN	1				
END-	0-7	Ram	0-7	0	TODO
POINT_L0_LAT	ENCY_DATA				
END-	0-7	Ram	0-7	0	TODO
POINT_L1_LAT	ENCY_DATA				
EXPAN-	0-7	Ram	32 bits	0	TODO
SION_BASE_AI	DRESS_REGISTE	ER_DATA_0			
EX-	0-7	Bool	t/f	f	TODO
TEND_TAG_FIE	LD				
FLR_CAPABILI	TY0-7	Bool	t/f	f	TODO
GEN2_DIFFCLC	COK-7NFTS_COUN	T_RAATA	00-ff	0	TODO
GEN2_SAMECL	OC-R_NFTS_COU	N'R <u>a</u> lidhATA	00-ff	0	TODO
HOT_PLUG_SU	PROOTRT_DATA	Ram	00-7f	0	TODO
INDICA-	0-7	Ram	0-7	0	TODO
TOR_DATA					
IN-	0-7	Bool	t/f	f	TODO
TEL_ID_ACCES	s				
INTER-	0-7	Mux		disabled	TODO
RUPT_PIN			 disabled 		
_			• inta		
			• intb		
			• intc		
			• intd		
IO_WINDOW_A	DOR WIDTH	Mux		disabled	TODO
	_		 disabled 		
			• win-		
			dow_16_bit		
			• win-		
			dow_32_bit		
LO EXIT LATE	N O ¥7_DIFFCLOCK	IRATIA	0-7	0	TODO
	= = = = = = = = = = = = = = = = = =	F "	1		

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
L0_EXIT_LATEN	OY7_SAMECLOC	K <u>R</u> DATA	0-7	0	TODO
L1_EXIT_LATE	OY_DIFFCLOCK	_ IRA ifiA	0-7	0	TODO
L1_EXIT_LATEN	OY7_SAMECLOC	K <u>R</u> DATA	0-7	0	TODO
L2_ASYNC_LOG	GI 0 -7	Bool	t/f	f	TODO
LOW_PRIORITY	_0/-07	Bool	t/f	f	TODO
MAXI-	0-7	Ram	0-7	0	TODO
MUM_CURREN					
MAX_LINK_WI	O O FT	Mux	 disabled x4 x2 x1 x8 	disabled	TODO
MAX_PAYLOAD	O-GHZE	Num	• 128 • 256 • 512	128	TODO
MSIX_PBA_BIR	IDATA	Ram	0-7	0	TODO
MSIX_PBA_OFF	SE-17_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_B	IR)_TOATA	Ram	0-7	0	TODO
MSIX_TABLE_C	F F SET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_S	I ZE 7DATA	Ram	000-7ff	0	TODO
MSI_64BIT_ADI	RESSING_CAPA	BIB Fool	t/f	f	TODO
MSI_MASKING	CAPABLE	Bool	t/f	f	TODO
MSI_MULTI_ME	S % AGE_CAPABL	E Num	• 1-2 • 4 • 8 • 16 • 32	1	TODO
MSI_SUPPORT	0-7	Bool	t/f	f	TODO
NO_COMMAND		Bool	t/f	f	TODO
NO_SOFT_RESE	T0-7	Bool	t/f	f	TODO
PCIE_SPEC_VER		Num	• 0-2	0	TODO

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
T taillo	motarioo	.,,,,	· a.aoo	Doidan	tion
PORT-	0-7	Mux		ep_native	TODO
TYPE_FUNC		11147	• ep_native	P_nanve	1000
TITL_FUNC			• ep_legacy		
			• rp		
			• sw_up		
			• sw_up • sw_dn		
			• bridge		
			• bridge		
			switch_mod	 ! e	
			SWITCH_IIIOC		
			shared_mod	le.	
			snareu_moc	ic	
PREFETCH-	0-7	Num		0	TODO
	NDOW_ADDR_W		• 0		1000
		12111	• 32		
			• 64		
			0.1		
REVI-	0-7	Ram	00-ff	0	TODO
SION_ID_DATA					
ROLE_BASED_E	RRØR_REPORTI	(B ool	t/f	f	TODO
RX_EI_L0S	0-7	Bool	t/f	f	TODO
SAME-	0-7	Ram	00-ff	0	TODO
CLOCK_NFTS_C					
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_I		Ram	00-ff	0	TODO
SLOT_POWER_S		Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_DEVICE_II		D	0000 ccc		TODO
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_VENDOR_	1D_DATA_0 0-7	D = =1	L/C	£	TODO
SUR-	· ,	Bool	t/f	f	TODO
	RROR_SUPPORT	Doo!	+/f	£	TODO
USE_AER		Bool	t/f t/f	f	TODO
VC_ARBITRATION VEN-	0-7	Bool	0000-ffff	0	TODO TODO
DOR_ID_DATA	U- /	Ram	0000-1111	U	1000
	SE5ADDR USER	Ram	000-3ff	0	TODO
CVP_MDIO_DIS		Bool	t/f	f	TODO
DFT_BROADCA		Bool	t/f	f	TODO
_	DIS-5CSR_CTRL_1	Bool	t/f	f	TODO
	TON EN_1 DATA	Bool	t/f	f	TODO
I S II LIC_ISOLAI	TOW_DIT_I_DITITA	2001	W.L	*	1000

2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT		• 3	3	TODO
		• 12		
		• 24		
		• 40		
		• 48		
		• 72		
		• 80		
		• 96		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DE-	Bool	t/f	f	TODO
LAY_CHAIN_GLITO	I .			
DE-	Mux	• bit7	static	TODO
LAY_CONTROL		• static		
		Statio		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux	• VSS	VSS	TODO
		• sd_pll0		
		• sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		p		
DLL_RD_PD	Ram	0-7	0	TODO
JIT-	Bool	t/f	t	TODO
TER_COUNTER_EN				
JIT-	Bool	t/f	t	TODO
TER_REDUCE_EN	Dam	0-3	3	TODO
RB_CO STATIC_DLL_SETT	Ram	0-3 00-7f	0	TODO
UPDNEN_EN	Bool	t/f	t	TODO
UPNDNIN	Mux	V1	core	TODO
OTNDININ	With	• bit4	Corc	TODO
		• core		
***************************************				mor o
UPNDNIN_EN	Bool	t/f	t	TODO
UPND-	Bool	t/f	t	TODO
NIN_INVERT_EN	Doo!	t/f		TODO
UPND-	Bool	VI	t	TODO
NIN_INV_EN UPWNDCORE	Mux		upndn	TODO
UP WINDCORE	IVIUX	• upndn	upilan	1000
		• updnen		
		• up_ndn		
		• refclk		
USE_ALOAD	Bool	t/f	t	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ASYNC_LOAD			GOUT	TODO
CTRL_OUT		0-6	GIN	TODO
LOCKED			GIN	TODO
UPNDN_IN			GOUT	TODO
UPNDN_IN_CLK_ENA			GOUT	TODO
UPNDN_OUT			GIN	TODO

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKIN			<	FPLL:CLKDOUT	Dedicated differential I/O PLL counter to DLL

2.3.15 **SERPAR**

Unclear yet.

TODO: everything

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	disabledblock_0block_1block_2block_3	disabled	TODO

2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY	•	Ram	0-3	0	TODO
FBOUT0_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	•	Ram	0-3	0	TODO
FBOUT1_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
PHY-		Bool	t/f	f	TODO
CLK_GATING_D	IS				
PHYCLK_SEL		Ram	0-3	0	TODO
PHY-		Bool	t/f	f	TODO
CLK_SEL_INV_E	EN				
CLK_DELAY	0-3	Ram	0-3	0	TODO
CLK_DELAY_PW	VR-3SVG_EN	Bool	t/f	f	TODO
CLK_GATING_D	I 9-3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DE-	0-3	Mux	• core	core	TODO
LAY_CLK_SEL			• pll		
PLL_SEL	0-3	Num	• 1-3	1	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

TODO: everything

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux	• disabled • rs_12_15v • rs_18_30v	disabled	TODO
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR_INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	t	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux	 disabled rsadjust_10 rsadjust_6p5 rsadjust_3 rsadjust_m3 rsadjust_m6 rsadjust_m9 rsadjust_m12 	disabled	TODO
RSHIFT_RDOWN_D	DISBool	t/f	f	TODO
RSHIFT_RUP_DIS	Bool	t/f	f	TODO
RSMULT_VAL RTADJUST_VAL RTMULT_VAL	Mux Mux	 disabled rsmult_1 rsmult_2 rsmult_3 rsmult_4 rsmult_5 rsmult_6 rsmult_7 rsmult_10 disabled rtadjust_2p5v rtadjust_1p5_1p8v disabled	rsmult_1 disabled rtmult_1	TODO
SCANEN_INV TEST_0_EN TEST_1_EN TEST_4_EN TEST_5_EN	Bool Bool Bool Bool	• rtmult_1 • rtmult_2 • rtmult_3 • rtmult_4 • rtmult_5 • rtmult_6	f f f	TODO TODO TODO TODO TODO
_USER_OCT_INV	Bool			
76VREFH_LEVEL	Mux	• vref_m • vref_l • vref_h	f apter 2, CycloneV i	nternals description

2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
FPLL_DRV_EN		Bool	t/f	t	TODO
FPLL_REFCLK	SEL_IQ_TX_RX	_CIMKux	iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx ordinates	_clk1 _clk2 _clk3 _clk4	TODO
FPLL_SEL_IQ_	TX_RX_CLK	Mux	iq_tx_rx iq_tx_rx iq_tx_rx o	_clk1	TODO
FPLL_SEL_REF	IQCLK	Mux	• ffpll_top ref_iqclk ref_iqclk ref_iqclk ref_iqclk ref_iqclk pd	c0 c1 c2 c3	TODO
FPLL_SEL_RX_	IQCLK	Mux	rx_iqclkrx_iqclkrx_iqclkrx_iqclkpd	1 2 3	TODO

Table 11 – continued from previous page

Name Instance	ble 11 – continue	Values	Default	Documenta-
	'			tion
HCLK_TOP_OUT_DRIVER	Mux	• tristate • up_en • down_en	down_en	TODO
SEG- MENTED_0_UP_MUX_SEL	Mux	other_segm pd_1 ch0_txpll	ch0_txpll ented	TODO
X6_DRIVER_EN	Bool	t/f	f	TODO
AUTO_NEGOTIATION	Bool	t/f	f	TODO
CDR_PLL_ATB 0-2	Ram	0-f	0	TODO
CDR_PLL_BBPD_@LK0_OFFSET	Mux	• delta_0 • delta_1_lef	delta_0	TODO
		delta_2_lef		
		delta_3_lef delta_4_lef		
		• delta_5_lef		
		delta_6_lef	t	
		delta_7_lef		
		delta_1_rig delta_2_rig		
		delta_3_rig		
		• delta_4_rig	ht	
		delta_5_rig	ht	
		delta_6_rig		
		delta_7_rig	ht	

Table 11 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
CDR_PLL_BBPI	_ © 2K180_OFFSE	ТМих		delta_0	TODO
			• delta_0		
			delta_1_lef		
			• delta_1_lef		
			delta_2_left	t	
			delta_3_lef	t	
			delta_4_lef	t I	
			delta_5_lef	t I	
			delta_6_lef	t I	
			delta_7_lef	t I	
			delta_1_rig	ht	
			delta_2_rig	ht	
			delta_3_rig	ht	
			delta_4_rig	ht	
			delta_5_rig	ht	
			delta_6_rig	ht	
			delta_7_rig	 ht 	

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Ivanic	motarioc	Турс	Values	Boldan	tion
CDB DII BBDD		ТМиу		delta_0	TODO
CDK_I LL_BBI L	/_W=LK2/O_OFFSL	1 Mux	• delta_0	delta_0	TODO
			• delta_0		
			delta_1_lef		
			•		
			delta_2_lef		
			delta_3_lef	į	
			•		
			delta_4_lef	t	
			delta_5_lef	į į	
			delta_6_lef		
			delta_7_lef		
			delta_1_rig	ht	
			delta_2_rig	ht	
			delta_3_rig	ht	
			delta_4_rig	ht	
			delta_5_rig	ht 	
			delta_6_rig	ht 	
			delta_7_rig	ht 	

Table 11 – continued from previous page

Name			Values	-	Dogumento
INAITIE	Instance	Туре	values	Default	Documenta- tion
CDP DII RRE	PD_@RK90_OFFSET	Mux		delta_0	TODO
CDK_FLL_BBF	D_WELK90_OFFSET	IVIUX	• delta_0	dena_0	1000
			• delta_0		
			delta_1_lef		
			dena_1_iei		
			delta_2_lef		
			delta_2_lel		
			delta_3_lef		
			dena_3_iei		
			delta_4_lef		
			dena_+_iei		
			delta_5_lef	f	
			denta_5_iei		
			delta_6_lef	f	
			• denta_o_ier		
			delta_7_lef		
			•		
			delta_1_rig	l ht	
			•		
			delta_2_rig	l ht	
			•		
			delta_3_rig	l ht	
			•		
			delta_4_rig	ht	
			•		
			delta_5_rig	ht	
			•		
			delta_6_rig	ht	
			•		
			delta_7_rig	l ht	
CDR_PLL_BBP	PD (SH2L	Mux		normal	TODO
			• normal		
			• testmux		
CDR_PLL_CGE	B_CILK_EN	Bool	t/f	f	TODO
CDR_PLL_CLC		Bool	t/f	f	TODO
	JN TOER_PD_CLK_D		t/f	f	TODO
	UMID-CURRENT_TE			normal	TODO
		·	• normal		
			disable		
			•		
			test_down		
			• test_up		
CDR PLL CP	RGOLA_BYPASS_EN	l Bool	t/f	f	TODO
	G_R-EV_LOOPBAC		t/f	f	TODO
	T_DQCK_MODE_E		t/f	t	TODO
<u> </u>			,	1	10D0

Table 11 – continued from previous page

Maria			ed from previous p	-	D
Name	Instance	Туре	Values	Default	Documenta-
ann ni i					tion
CDR_PLL_FB_S	ED-2	Mux		vco_clk	TODO
			• vco_clk		
			• exter-		
			nal_clk		
CDR_PLL_FREE	_BP2M_DIV2_EN	Bool	t/f	f	TODO
CDR_PLL_GPO	N_(D)ETECTION_E	N Bool	t/f	f	TODO
CDR_PLL_IGNO	RŒ2PHASELOCK	_ IBN ol	t/f	f	TODO
CDR PLL LEVS	HIF2T_POWER_TA	PRam	0-3	1	TODO
CDR_PLL_L_CO		Num		1	TODO
			• 1-2		
			• 4		
			• 8		
			- 0		
CDR_PLL_M_C	OMALEB	Num		20	TODO
CDK_FLL_MI_C	O O T X I L IX	INUIII	• 0	20	1000
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
CDR_PLL_ON	0-2	Bool	t/f	f	TODO
CDR_PLL_PCIE		Num		100	TODO
021(_1 22_1 012		1,0111	• 100	100	1020
			• 125		
			123		
CDD DII DD (POPMP_CURRENT	NJAm		5	TODO
CDK_LFF_LD_(I WEIT CORRENT	_INCHIII	• 5]	1000
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_I	_ CQ UNTER	Num		1	TODO
			• 1-2		
			• 4		
			• 8		
	1	L	1	1	1

Table 11 – continued from previous page

Name Instance		d from previous pa	Default	Documenta-
instance	Туре	values	Delault	
			20	tion
CDR_PLL_PFD_C P 42MP_CURREN	TNUA		20	TODO
		• 5		
		• 10		
		• 20		
		• 30		
		• 40		
		• 50		
		• 60		
		• 80		
		• 100		
		• 120		
CDR_PLL_REF_C0-12_DIV	Num		1	TODO
		• 1-2		
		• 4		
		• 8		
CDR_PLL_REGUIOATOR_INC_PCT	Γ Mux		p5	TODO
		• p0		
		• p5		
		• p10		
		• p15		
		• p20		
		• p25		
		• disabled		
CDR_PLL_REPLIOA_BIAS_DIS	Bool	t/f	f	TODO
CDR_PLL_RESER®-E_LOOPBACK	BN ol	t/f	f	TODO
CDR_PLL_RIPPL_CCAP_CTRL_EN	Bool	t/f	f	TODO
CDR_PLL_RXPLI0-2D_BW_CTRL			300	TODO
		• 170		
		• 240		
		• 300		
		• 600		
		- 000		
CDR_PLL_RXPLI0- 2 FD_BW_CTR	Num		3200	TODO
	LI TUIII	• 1600	3200	1000
		• 3200		
		• 4800		
		• 6400		
CDR_PLL_TXPLLQ-FICLK_DRIVER	R BROWN	t/f	f	TODO
CDR_PLL_VCO_AU2TO_RESET_E		t/f	t	TODO
CDR_PLL_VCO_OVERANGE_REF		0-3	2	TODO
CDR_PLL_VLOCK_MONITOR	Mux		mon_clk	TODO
221_1 22_ , 20 01 <u>v_</u> 2/101/110R	1.10/1	• mon_clk		1020
		• mon_data		
		- mon_uata		
CVP_EN 0-2	Bool	t/f	f	TODO
C 1 1 _L1 1 U-2	וטטע	V1		IODO

Table 11 – continued from previous page

Name Inst	ance	Туре	Values	Default	Documenta- tion
DPRIO_REG_PLD0P2M	A IF BADD	RRam	000-7ff		TODO
FORCE_MDIO_DIS-2C		Bool	t/f	f	TODO
HCLK_PCS_DRIVER		Bool	t/f	f	TODO
INT_EARLY_EIOS)_SE		Mux	• pcs	pcs	TODO
			• core		
INT_FFCLK_EN 0-2		Bool	t/f	f	TODO
INT_LTR_SEL 0-2		Mux	• pcs • core	pcs	TODO
INT_PCIE_SWITCOH2S	SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECTRX2S	SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_IDLE_	_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH20SE	L	Mux	 ffpll_top ffpll_bot ref_clk0 ref_clk1 ref_clk2 ref_clk3 rx_clk0 rx_clk1 rx_clk1 rx_clk2 rx_clk3 pd_pma 	pd_pma	TODO

Table 11 – continued from previous page

Maria		Die 11 – continue			Describe
Name	Instance	Type	Values	Default	Documenta-
					tion
IQ_TX_RX_CL	K_A-B_SEL	Mux		tristate	TODO
			•		
			a_pma_rx_	b_pma_rx	
			•		
			a_pcs_rx_b	_pcs_rx	
			•		
			a_pma_tx_1	b_pma_rx	
			•		
			a_pcs_tx_b	pcs tx	
			•		
			a_tri_b_pcs	s rx	
			•		
			a_tri_b_pcs	t tx	
			a_pcs_tx_b	tri	
			• tristate	+**1	
			uistate		
IQ_TX_RX_TO	CDLOED	Muy		nd	TODO
IQ_1A_KA_1U_	<u></u> ∪ Ω <u>+</u> <u>4</u> Γ Ď	Mux	• clk0	pd	1000
			• clk1		
			• clk2		
			• pd		
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux		tristate	TODO
			•		
			a_pma_rx_	b_pma_rx	
			•		
			a_pcs_rx_b	_pcs_rx	
			•		
			a_pma_tx_1	b pma rx	
			•		
			a_pcs_tx_b	pcs tx	
			•	T* -	
			a_tri_b_pcs	l rx	
			•		
			a_tri_b_pcs	l tx	
			• u_u1_0_pcs		
			a_pcs_tx_b	tri	
			• tristate	+ 111	
			- uistate		
RX_BIT_SLIP_E	NOOSS EN	Bool	t/f	t	TODO
RX_BUF_RX_A		Ram	0-f	0	TODO
RX_BUF_SD_3I		Bool	t/f	f	TODO
	DRCLK_TO_CGB_		t/f	f	TODO
	IAG-2LOOPBACK	Bool	t/f	f	TODO
RX_BUF_SD_E		Bool	t/f	f	TODO
RX_BUF_SD_H	AIQF2BW_EN	Bool	t/f	f	TODO
					ues on next page

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
		-			tion
RX_BUF_SD_C	DFFO-2	Mux		divrx_2	TODO
			• divrx_1		
			• divrx_2		
			• divrx_3		
			• divrx_4		
			• divrx_5		
			• divrx_6		
			• divrx_7		
			• divrx_8		
			• divrx_9		
			• divrx_10		
			• divrx_11		
			• divrx_12 • divrx_13		
			• divrx_14		
			• re-		
			served_o	eff 1	
			• re-		
			served_o	off_2	
			•	7	
			off_on_t:	x_divrx_1	
			off_on_t:	x_divrx_2	
			off_on_t	x_divrx_3	
			off_on_t:	x_divrx_4	
			off_on_t	x_divrx_5	
			off_on_t	x_divrx_6	
			off_on_t:	x_divrx_7	
			off_on_t:	x_divrx_8	
			off_on_t	x_divrx_9	
			off_on_t	x_divrx_10	
			off_on_t:	x_divrx_11	
			off_on_t:	x_divrx_12	
			off_on_t:	x_divrx_13	
			off_on_t	x_divrx_14	

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
RX_BUF_SD_ON	¥ 0-2	Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • reserved_on_ • force_on		TODO
RX_BUF_SD_RX	Z_QACGAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX	∠∆A CGAIN_V	Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
	K_@ELK_DIV2_EN	Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	RM_SEL	Mux	 external r150ohm r120ohm r100ohm r85ohm 	r100ohm	TODO

Table 11 – continued from previous page

		ole 11 – continue			
Name	Instance	Туре	Values	Default	Documenta-
DIL DIE GD EN	TOTAL DE LANGE			20	tion
RX_BUF_SD_TI	HRE3HOLD_MV	Num		30	TODO
			• 15		
			• 20		
			• 25		
			• 30		
			• 35		
			• 40		
			• 45		
			• 50		
DV DHE CD W	OM CEI	M		000	TODO
RX_BUF_SD_V	UNI-AEL	Mux		v0p80	TODO
			• tristated1		
			• tristated2		
			• tristated3		
			• tristated4		
			• v0p35		
			• v0p50		
			• v0p50		
			• v0p60		
			• v0p65		
			• v0p70		
			• v0p75		
			• v0p80		
			•		
			pull_down_	strong	
			•	_	
			pull_down_	weak	
			•		
			pull_up_str	ong	
			•		
			pull_up_we	ak	
			IF		
RX_BUF_SX_PI	B <u>0</u> -EN	Bool	t/f	f	TODO
	CORRENT_ADD	Ram	0-3	1	TODO
RX_DESER_CL	K_(SEL	Mux		or_cal	TODO
			• or_cal		
			• 1c		
			• pld		
			- più		
DA DECED DE	 VEXSE_LOOPBAC	WMuy		4737	TODO
KA_DESEK_RE	VENEZE_LUUPBAC	NVIUX		rx	1000
			• rx		
			• cdr		
DV EN	0.2	Dool	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	f c	TODO
RX_EN	0-2	Bool	t/f	f	TODO
RX_MODE_BIT	\$ 0-2	Num		8	TODO
			• 8		
			• 10		
			• 16		
			• 20		
		<u> </u>	L	·	les on nevt nage

Table 11 – continued from previous page

Name	Instance		trom previous pa	Default	Documenta-
Name	Instance	Type	values	Delault	tion
DV CDCLV EN	0.2	Doo1	t/f	f	TODO
RX_SDCLK_EN		Bool	V1		
RX_VCO_BYPA	SS0-2	Mux	clklowfrefnormalnor- mal_dont_c	normal are	TODO
TX_BUF_CML_I	FM) 2	Bool	t/f	f	TODO
	ION2_MODE_DRIV		V1	v0p65	TODO
			• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80	cela	
TX_BUF_DFT_S	E 0 -2	Mux		pre_en_po2_en	TODO
TX BUE DRIVE	R <u>0</u> - R ESOLUTION_	(MIR4	vod_en_lsb vod_en_msi pol_en disabled pre_en_po2		TODO
			 combination disabled off- set_main off- set_po1 		
TX_BUF_EN	0-2	Bool	t/f	f	TODO

Table 11 – continued from previous page

TX_BUF_FIR_COBF2_SEL TX_BUF_LOCAL_(H3_CTL	Mux	• ram • dynamic	ram	TODO
TX_BUF_LOCAL_OH2_CTL	Mux	• dynamic		i i
			r29ohm	TODO
		r49ohmr29ohmr42ohmr22ohm		
TX_BUF_LST_AΓ B -2	Ram	0-f	0	TODO
TX_BUF_RX_DETO_MODE	Ram	0-f	0	TODO
TX_BUF_RX_DET0-PDB_EN	Bool	t/f	f	TODO
TX_BUF_SLEW_RATE_CTRL	Num		30	TODO
		• 15 • 30 • 50 • 90 • 160		
TX_BUF_SWING_BOOST_DIS	Bool	t/f	f	TODO
TX_BUF_TERM_SEL	Mux	 r150ohm r120ohm r100ohm r85ohm external 	r100ohm	TODO
TX_BUF_VCM_CURRENT_ADD	Ram	0-3	1	TODO
TX_BUF_VOD_B@@ST_DIS	Bool	t/f	f	TODO
TX_BUF_VOD_\$W-21ST_POST_T	APRam	00-1f	0	TODO
TX_BUF_VOD_\$W-2MAIN_TAP	Ram	00-3f	0	TODO
TX_CGB_CLK_MUFZE	Mux	disableen- able_muteen- able_mute_	disable master_channel	TODO
TX CGB COUNTER RESET EN	Bool	t/f	f	TODO
TX_CGB_COUNTERSET_EN TX_CGB_ENABLE-2	Bool	t/f	f	TODO
TX_CGB_ENABLE-2 TX_CGB_FREF_W@D_BYPASS	Bool	t/f	f	TODO
TX_CGB_MUX_POWER_DOWN	Bool	t/f	f	TODO
TX_CGB_PCIE_RBSET	Mux	U1	normal	TODO
TA_COD_FCIE_RESET	IVIUX	• normal • pcie	normal	1000

Table 11 – continued from previous page

Nomo					Dogumente
Name	Instance	Туре	Values	Default	Documenta- tion
TX_CGB_RX_IQ		Mux	• cgb_x1_m_ • rx_output • tristate	tristate div	TODO
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_t same_ch_tx hf- clk_xn_up hf- clk_cn1_x6 hf- clk_xn_dn hf- clk_ch1_x6	ented apll 5_dn	TODO
TX_CGB_X1_DI	V <u>O</u> M_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L 0@ K_SOURCE_S	E M ux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_	cgb_x1_m_div	TODO

Table 11 – continued from previous page

Name	Instance	Туре	trom previous pa	Default	Documenta-
Ivaille	mstance	Туре	values	Delault	tion
TX_MODE_BITS	2 0 2	Num		8	TODO
IA_WODE_BIT	0-2	1Nuiii	• 8	0	1000
			• 10		
			• 16		
			• 20		
			• 80		
			00		
TX_SER_CLK_D	DI V -2X_DESKEW	Ram	0-f	0	TODO
TX_SER_DUTY	COYTCLE_TIME	Ram	0-7	3	TODO
TX_SER_FORCE	D0-DATA_MODE_	E B lool	t/f	f	TODO
TX_SER_POST_		Bool	t/f	f	TODO
TX_VREF_ES_T		Mux		vref_12r_ov_20r	TODO
			•		
			vref_10r_ov	_18r	
					
			vref_11r_ov	_19r	
			•		
			vref_12r_ov	_20r	
			•		
			vref_13r_ov	_21r	
			•		
			vref_14r_ov	_22r	
REF_IQCLK_BU		Bool	t/f	f	TODO
RX_IQCLK_BUF		Bool	t/f	f	TODO
FF-	0-5	Mux		tristate	TODO
PLL_IQTXRXCL	K_DIRECTION		• tristate		
			• up		
			• down		
FF-	0-1	Mux			TODO
PLL_IQCLK_DII	RECTION		• tristate		
			• up		
			• down		
GV VI			10		mono
CLK-		Bool	t/f	f	TODO
BUF_DIV2_EN		D 1	. 16		TODO
CLK-	10	Bool	t/f	t	TODO
BUF_LVPECL_D	IS	D 1	. 16		TODO
CLK-		Bool	t/f	t	TODO
BUF_TERM_DIS		2.6			TODO
CLK-		Mux	 	tristate	TODO
BUF_VCM_PUP			• tristate		
			• vcc		

Table 11 – continued from previous page

SEG- MENTED_0_DOWN_MUX_SEL	Name Instance	Туре	Values	Default	Documenta- tion
SEG- MENTED_1_DOWN_MUX_SEL		Mux	• other_segm		TODO
MENTED_1_UP_MUX_SEL		Mux	• fpllin • mux1 • ch0_txpll	pd_2	TODO
Number N		Mux	• mux1 • ch2_txpll • pd_2 • ch1_txpll_b	oot	TODO
CLK- Bool CLK- CLK- CLK- CLK- CLK- CLK- CLK- CLK-	XN_DN_SEL	Mux	• x6_up • x6_dn	pd_xn_dn	TODO
BUF_DIV2_EN CLK- BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP SEG- Mux • tristate • vcc Mux • ch2_txpll • other_segmented	XN_UP_SEL	Mux	• x6_up • x6_dn	pd_xn_up	TODO
BUF_LVPECL_DIS CLK- BUF_TERM_DIS CLK- BUF_VCM_PUP Mux • tristate • vcc SEG- Mux Mux pd_1 TODO TODO * tristate • vcc * tristate • vcc * tristate • vcc * other_segmented	BUF_DIV2_EN				
BUF_TERM_DIS CLK- BUF_VCM_PUP • tristate • vcc SEG- Mux • ch2_txpll • other_segmented	BUF_LVPECL_DIS				
BUF_VCM_PUP • tristate • vcc SEG- MENTED_0_DOWN_MUX_SEL Mux • ch2_txpll • other_segmented	BUF_TERM_DIS		t/f		
MENTED_0_DOWN_MUX_SEL • ch2_txpll • other_segmented		Mux		tristate	TODO
		Mux	• other_segm		TODO

Table 11 – continued from previous page

Instance	Туре	Values	Default	Documenta-
				tion
	Mux		pd_2	TODO
WN_MUX_SEL		•		
		ch1_txpll_b	ot	
		•		
		ch1 txpll to	op	
		• mux2		
		• ch0 txpll		
		r		
	Mux		ch2_txpll	TODO
MUX SEL		• fpllin		
- –				
		p.ii		
		WN_MUX_SEL Mux Mux	Mux ch1_txpll_b ch1_txpll_to ch1_txpll_to fpllin mux2 ch0_txpll pd_2	Mux - ch1_txpll_bot - ch1_txpll_top - fpllin - mux2 - ch0_txpll - pd_2 Mux Mux - fpllin - mux2 - ch0_txpll - pd_2

2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

What triggers the bypass is unclear, but the default configuration is in bypass mode. When bypassed a direct connection is extablished between two pnodes with the same coordinates and only a different port type. The source ports DDIOPHYDQDIN are connected to IOINTDQDIN, routing the inputs to the chip, while the source ports IOINT* are connected to the corresponding PHYDDIO* ports.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux		chip_row_bank_c	oITODO
			•		
			chip_row_b	ank_col	
			•	_	
			chip_bank_	row_col	
			row_chip_b	onk ool	
			Tow_cmp_o	alik_coi	
ATTR_COUNTE	R_ONE_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_S	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_C	CONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Ivallie	Instance	туре	values	Delault	tion
A_CSR_LPDDR	DIS	Bool	t/f	f	TODO
	EGLOBALENABI		t/f	f	TODO
A_CSR_RESET_		Bool	t/f	f	TODO
A_CSR_WRAP_		Bool	t/f	f	TODO
CAL_REQ	SC_EIV	Bool	t/f	f	TODO
CFG_BURST_LI	NGTH	Num	4.1	0	TODO
er e_z ener_z.		. van	• 0 • 2 • 4 • 8 • 16		1020
CFG_INTERFAC	E_WIDTH	Num		0	TODO
			• 0 • 8 • 16 • 24 • 32 • 40		
CFG_SELF_RFS	H_EXIT_CYCLES	Num	• 0 • 37 • 44 • 52 • 59 • 74 • 88 • 200 • 512	0	TODO
CFG_STARVE_I	IMIT	Ram	00-3f	0	TODO
CFG_TYPE		Mux	• ddr • ddr2 • ddr3 • lpddr • lpddr2	ddr	TODO
CLR_INTR		Bool	t/f	f	TODO
CTL_ECC_ENA	BLED	Bool	t/f	f	TODO
CTL_ECC_RMW		Bool	t/f	f	TODO
CTL_REGDIMM		Bool	t/f	f	TODO
CTL_USR_REF		Bool	t/f	f	TODO
DATA_WIDTH		Num	• 16 • 32 • 64	16	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
				_	tion
DBE_INTR		Bool	t/f	f	TODO
DDIO_ADDR_E	N	Ram	0000-ffff	0	TODO
DDIO_BA_EN		Ram	0-7	0	TODO
DDIO_CAS_N_F		Bool	t/f	f	TODO
DDIO_CKE_EN		Ram	0-3	0	TODO
DDIO_CS0_N_E	N	Ram	0-3	0	TODO
DDIO_DM_EN		Ram	00-1f	0	TODO
DDIO_DQSB_EI	V	Ram	00-1f	0	TODO
DDIO_DQSLOG	IC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN		Ram	00-1f	0	TODO
DDIO_DQ_EN		Ram	45 bits	0	TODO
DDIO_MEM_CL	K EN	Bool	t/f	f	TODO
DDIO_MEM_CL	_	Bool	t/f	f	TODO
DDIO_ODT_EN		Ram	0-3	0	TODO
DDIO_GDT_EN		Bool	t/f	f	TODO
DDIO_RAS_N_I DDIO RESET N		Bool	t/f	f	TODO
DDIO_WE_N_E		Bool	t/f	f	TODO
DDIO_WE_N_E. DE-		Ram	0-3	0	TODO
DE- LAY_BONDING		Nalli	0-3	U	1000
DFX_BYPASS_F		Bool	t/f	f	TODO
	INADLE		t/f	f	
DIS-		Bool	l VI	I	TODO
ABLE_MERGIN			0.2		TODO
DQA_DELAY_E	N	Ram	0-3	0	TODO
DQS-		Ram	0-3	0	TODO
LOGIC_DELAY					
DQ_DELAY_EN		Ram	0-3	0	TODO
EN-		Bool	t/f	f	TODO
ABLE_ATPG					
EN-		Bool	t/f	f	TODO
ABLE_BONDIN	G_WRAPBACK				
EN-		Bool	t/f	f	TODO
ABLE_BURST_1	NTERRUPT				
EN-		Bool	t/f	f	TODO
ABLE_BURST_	TERMINATE				
EN-		Bool	t/f	f	TODO
ABLE_DQS_TR	ACKING				
 EN-		Bool	t/f	f	TODO
	DE_OVERWRITE				
 EN-	_	Bool	t/f	f	TODO
ABLE_INTR					
EN-		Bool	t/f	f	TODO
ABLE_NO_DM					
EN-		Bool	t/f	f	TODO
ABLE_PIPELIN	GLOBAI	1001	W1	1	1000
EX-	CLODIAL	Ram	0-f	0	TODO
	ACT TO ACT	Kam	U-1	U	1000
TDA CTI CIV		1	1	1	1
TRA_CTL_CLK _. EX-	ACI_IO_ACI	Ram	0-f	0	TODO

Table 12 – continued from previous page

Name			ued from previou Values		Desuments
ivame	Instance	Туре	values	Default	Documenta-
TIX		D	0.6		tion
EX-	A COTT THE PORT	Ram	0-f	0	TODO
TRA_CTL_CLK	ACT_TO_PCH				
EX-		Ram	0-f	0	TODO
	ACT_TO_RDWR				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	ARF_PERIOD				
EX-		Ram	0-f	0	TODO
TRA CTL CLK	ARF_TO_VALID				
EX-		Ram	0-f	0	TODO
	FOUR_ACT_TO_				
EX-		Ram	0-f	0	TODO
	PCH_ALL_TO_VA		0-1		TODO
EX-	FCII_ALL_IO_V		0-f	0	TODO
	DOLL TO MALID	Ram	0-1	U	TODO
	PCH_TO_VALID	D	0.5		TODG
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	_PDN_PERIOD				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	PDN_TO_VALID				
EX-		Ram	0-f	0	TODO
TRA CTL CLK	RD_AP_TO_VAL	D			
EX-	 	Ram	0-f	0	TODO
TRA_CTL_CLK	RD TO PCH	Kum	01		TODO
EX-	IND_TO_TCIT	Ram	0-f	0	TODO
	DD TO DD	Kaiii	0-1	U	1000
TRA_CTL_CLK	_RD_1O_RD				
EX-		Ram	0-f	0	TODO
	RD_TO_RD_DIFF				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	_RD_TO_WR				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	RD_TO_WR_BC				
EX-		Ram	0-f	0	TODO
	RD_TO_WR_DIF				
EX-		Ram	0-f	0	TODO
	SRF_TO_VALID	Kain	01		1000
	SKI'_IO_VALID	D	0.5	0	TODO
EX-	CDE TO TO CAL	Ram	0-f	0	TODO
	SRF_TO_ZQ_CAI		0.0		mor o
EX-		Ram	0-f	0	TODO
	WR_AP_TO_VAL				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	WR_TO_PCH				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	WR_TO_RD				
EX-		Ram	0-f	0	TODO
	WR_TO_RD_BC				
EX-	+K_1O_KD_BC	Ram	0-f	0	TODO
	WR_TO_RD_DIF		0-1	0	1000
	_ w k_10_kD_D[F]	_	0.6		TODO
EX-	WD #6 W	Ram	0-f	0	TODO
TRA_CTL_CLK	_wr_TO_WR				ntinues on next nage

Table 12 – continued from previous page

Nia-sa li			trom previous pa	•	Daniman
Name II	nstance	Туре	Values	Default	Documenta-
EX		D	0.6	0	tion
EX-	D TO UD DIE	Ram	0-f	0	TODO
TRA_CTL_CLK_W	R_TO_WR_DIF		. 10		mor o
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO
IF_DQS_WIDTH		Num	• 0-5	0	TODO
INC_SYNC		Num	• 2-3	2	TODO
LO- CAL_IF_CS_WIDT	Н	Num	• 0-4	0	TODO
MASK_CORR_DRO	OPPED_INTR	Bool	t/f	f	TODO
MEM_AUTO_PD_C		Ram	0000-ffff	0	TODO
MEM_CLK_ENTRY		Ram	0-f	0	TODO
MEM_IF_AL	_	Num		0	TODO
			• 0-10		
MEM_IF_BANKAD	DDR_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLADD	DR_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWADE	OR_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD		Num	• 0-4	0	TODO
MEM_IF_TCL		Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL		Num	• 0-8	0	TODO
MEM_IF_TFAW		Num	• 0-32	0	TODO
				<u> </u>	

Table 12 – continued from previous page

Name		bie 12 – continue ⊤Tupo	Values	•	Documenta-
ivame	Instance	Туре	values	Default	
				_	tion
MEM_IF_TMRD		Num		0	TODO
			• 0		
			• 2		
			• 4		
MEM_IF_TRAS		Num		0	TODO
		- 1,5	• 0-29		
			0 29		
MEM_IF_TRC		Num		0	TODO
MEM_IF_IKC		Nulli	0.40	U	1000
			• 0-40		
MEM_IF_TRCD		Num		0	TODO
			• 0-11		
MEM IF TREFI		Ram	0000-1fff	0	TODO
MEM_IF_TRFC		Ram	00-ff	0	TODO
MEM_IF_TRP		Num	00 11	0	TODO
MIEM_IF_IKF		Nulli	. 0	U	1000
			• 0		
			• 2-10		
MEM_IF_TRRD		Num		0	TODO
			• 0-6		
MEM_IF_TRTP		Num		0	TODO
		- 1,5	• 0-8		
MEM_IF_TWR		Num		0	TODO
MEM_IF_I WK		Nulli	0.10	U	1000
			• 0-12		
MEM_IF_TWTR		Num		0	TODO
			• 0-6		
MMR_CFG_MEN	M BL	Num		2	TODO
		- 1,5	• 2		
			• 4		
			• 8		
			• 16		
OUT-		Bool	t/f	f	TODO
PUT_REGD					
PDN_EXIT_CYC	LES	Mux		disabled	TODO
]			 disabled 		
			• fast		
			• slow		
			- 510W		
DOMED CAMPA	T EVIT OVOLED	Dame	0.5	0	TODO
POWEK_SAVING	G_EXIT_CYCLES	Ram	0-f	0	TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
PRIOR- ITY_REMAP		Mux	 disabled priority_0 priority_1 priority_2 priority_3 priority_4 priority_5 priority_6 priority_7 	disabled	TODO
READ_ODT_CH	IP .	Mux	read_chip0	disabled odt0_chip1 odt1_chip1 odt01_chip1 chip1_odt0 odt0_chip1_odt0 odt01_chip1_odt0 odt01_chip1_odt1 odt0_chip1_odt1 odt0_chip1_odt1 odt01_chip1_odt1 odt01_chip1_odt01 odt01_chip1_odt01 odt01_chip1_odt01 odt0_chip1_odt01 odt0_chip1_odt01 odt0_chip1_odt01 odt01_chip1_odt01	TODO
RE-		Bool	t/f	f	TODO
ORDER_DATA					
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO

Table 12 – continued from previous page

Nama		ble 12 – continue		-	Dogumente
Name	Instance	Туре	Values	Default	Documenta-
WDIEC ODE O	VIIID	14		1' 1 1 1	tion
WRITE_ODT_C	HIP	Mux		disabled	TODO
			• disabled		
			•	1.0 1.1	
			write_chip(_odt0_chip1	
			write_cnipt	_odt1_chip1	
			• vimita ahim(adt01 abim1	
			write_cnipt	_odt01_chip1	
			write chin(_chip1_odt0	
			write_empt	_cmp1_odto	
			write chin(_odt0_chip1_odt0	
			•		
			write chip(_odt1_chip1_odt0	
			•		
			write chip(_odt01_chip1_odt0	
			•		
			write_chip(_chip1_odt1	
			•		
			write_chip(_odt0_chip1_odt1	
			•	. 441 -1-:1 - 441	
			write_cnipt	_odt1_chip1_odt1	
			write_chip(odt01_chip1_odt1	
			•		
			write_chip(_chip1_odt01	
			write_chip(_odt0_chip1_odt01	
			• write chin		
			write_cnipt	_odi1_ciiip1_odio1	
			write chin(odt01_chip1_odt0	1
			, , , , , , , , , , , , , , , , , , ,		
INST_ROM_DA	TA0-127	Ram	20 bits	0	TODO
AC ROM DATA		Ram	30 bits	0	TODO
AUTO_PCH_EN		Bool	t/f	f	TODO
CLOCK_OFF	0-5	Bool	t/f	f	TODO
CPORT_RDY_A		Bool	t/f	f	TODO
CPORT_RFIFO_		Ram	0-3	0	TODO
CPORT_TYPE	0-5	Mux		disabled	TODO
			 disabled 		
			• write		
			• read		
			•		
			bi_direction	1	
CPORT_WFIFO		Ram	0-3	0	TODO
CYC_TO_RLD_		Ram	00-ff	0	TODO
EN-	0-5	Bool	t/f	f	TODO
ABLE_BONDIN	1 G				
					ies on nevt nage

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_	W E LGHT	Ram	00-1f	0	TODO
RCFG_USER_PF	I O BITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	МОАВ	Num	• 0-5	0	TODO
SIN- GLE_READY	0-3	Mux	• concate- nate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	• asyn- chronous • syn- chronous	asynchronous	TODO
USE_ALMOST_	EMBTY	Bool	t/f	f	TODO
WFIFO_CPORT_	MAP	Num	• 0-5	0	TODO
WFIFO_RDY_A		Bool	t/f	f	TODO
RCFG_SUM_W7	_₽₹ IORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Documentatio
AFICTLLONGIDLE		0-1	GIN	TODO
AFICTLREFRESHDONE		0-1	GIN	TODO
AFISEQBUSY		0-1	GOUT	TODO
AVLADDRESS		0-15	GOUT	TODO
AVLREAD			GOUT	TODO
AVLREADDATA		0-31	GIN	TODO
AVLRESETN			GOUT	TODO
AVLWAITREQUEST			GIN	TODO
AVLWRITE			GOUT	TODO
AVLWRITEDATA		0-31	GOUT	TODO
BONDINGIN	0-2	0-5	GOUT	TODO
BONDINGOUT	0-2	0-5	GIN	TODO
CTLCALREQ			GIN	TODO
GLOBALRESETN			GOUT	TODO
IAVSTCMDDATA	0-5	0-41	GOUT	TODO
IAVSTCMDRESETN	0-5		GOUT	TODO

Table 13 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentatio
IAVSTRDCLK	0-3		DCMUX	TODO
IAVSTRDREADY	0-3		GOUT	TODO
IAVSTRDRESETN	0-3		GOUT	TODO
IAVSTWRACKREADY	0-5		GOUT	TODO
IAVSTWRCLK		0-3	DCMUX	TODO
IAVSTWRDATA	0-3	0-89	GOUT	TODO
IAVSTWRRESETN	0-3		GOUT	TODO
IOINTADDRACLR		0-15	GOUT	TODO
IOINTADDRDOUT		0-63	GOUT	TODO
IOINTAFICALFAIL			GIN	TODO
IOINTAFICALSUCCESS			GIN	TODO
IOINTAFIRLAT		0-4	GIN	TODO
IOINTAFIWLAT		0-3	GIN	TODO
IOINTBAACLR		0-2	GOUT	TODO
IOINTBADOUT		0-11	GOUT	TODO
IOINTCASNACLR			GOUT	TODO
IOINTCASNDOUT		0-3	GOUT	TODO
IOINTCKDOUT		0-3	GOUT	TODO
IOINTCKEACLR		0-1	GOUT	TODO
IOINTCKEDOUT		0-7	GOUT	TODO
IOINTCKNDOUT		0-3	GOUT	TODO
IOINTCSNACLR		0-1	GOUT	TODO
IOINTCSNDOUT		0-7	GOUT	TODO
IOINTDMDOUT		0-19	GOUT	TODO
IOINTDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	GIN	TODO
IOINTDQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	GOUT	TODO
IOINTDQOE		0-15, 18-33, 36-51, 54-69, 72-87	GOUT	TODO
IOINTDQSBDOUT		0-19	GOUT	TODO
IOINTDQSBOE		0-9	GOUT	TODO
IOINTDQSDOUT		0-19	GOUT	TODO
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	TODO
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT	TODO
IOINTDQSLOGICDQSENA		0-9	GOUT	TODO
IOINTDQSLOGICFIFORESET		0-4	GOUT	TODO
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	TODO
IOINTDQSLOGICINCWRPTR		0-9	GOUT	TODO
IOINTDQSLOGICOCT		0-9	GOUT	TODO
IOINTDQSLOGICRDATAVALID		0-4	GIN	TODO
IOINTDQSLOGICREADLATENCY		0-24	GOUT	TODO
IOINTDQSCOGICKEADLATENCT		0-24	GOUT	TODO
IOINTODTACLR		0-9	GOUT	TODO
IOINTODTACER		0-7	GOUT	TODO
IOINTRASNACLR		0 /	GOUT	TODO
IOINTRASNACER		0-3	GOUT	TODO
IOINTRESETNACLR			GOUT	TODO
IOINTRESETNACLK		0-3	GOUT	TODO
IOINTRESETINDOUT		0-3	GOUT	TODO
IOINTWENACLK		0-3	GOUT	TODO
LOCALDEEPPOWERDNACK		0-3	GIN	TODO
LOCALDEETTOWENDINACK			UIIV	IODO

Table 13 – continued from previous page

LOCALDEEPPOWERDNREQ	Port Name	Instance	Port bits	Route node type	Documentatio
LOCALINITIONE	LOCALDEEPPOWERDNCHIP		0-1		TODO
LOCALINITDONE	LOCALDEEPPOWERDNREQ			GOUT	TODO
DOCALREFRESHACK				GIN	TODO
DOCALREFRESHREQ	LOCALPOWERDOWNACK			GIN	TODO
DOCALREFRESHREQ	LOCALREFRESHACK			GIN	TODO
DOCALREFRESHREQ	LOCALREFRESHCHIP		0-1	GOUT	TODO
LOCALSELFRESHACK	LOCALREFRESHREQ			GOUT	TODO
DOCALSELFRFSHREQ	_			GIN	TODO
DOCALSELFRFSHREQ 0-9 GOUT TODO	LOCALSELFRFSHCHIP		0-1	GOUT	TODO
MMRADDR				GOUT	TODO
MMRBE GOUT TODO MMRBURSTBEGIN GOUT TODO MMRBURSTCOUNT 0-1 GOUT TODO MMRCLK DCMUX TODO MMRRDATA 0-7 GIN TODO MMRRDATAVALID GIN TODO MMRRDATAVALID GOUT TODO MMRRESERQ GOUT TODO MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWAITREQUEST GOUT TODO MMRWAITREQ 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO FORDO PORTCLK 0-5 DCMUX TODO SCABDR 0-9 GOUT TODO SCABE GOUT TODO			0-9	GOUT	TODO
MMRBURSTCOUNT 0-1 GOUT TODO MMRCLK DCMUX TODO MMRRDATA 0-7 GIN TODO MMRRDATAVALID GIN TODO MMRRADREQ GOUT TODO MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWAITREQUEST GOUT TODO MMRWAITREREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAYSTDATA 0-3 0-79 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTUALID 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PHYRESETN GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCADDR GOUT TODO SCBURSTBEGIN GOUT TODO	MMRBE			GOUT	TODO
MMRBURSTCOUNT 0-1 GOUT TODO MMRCLK DCMUX TODO MMRRDATA 0-7 GIN TODO MMRRDATAVALID GIN TODO MMRRADREQ GOUT TODO MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWAITREQUEST GOUT TODO MMRWAITREREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAYSTDATA 0-3 0-79 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTUALID 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PHYRESETN GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCADDR GOUT TODO SCBURSTBEGIN GOUT TODO SCBURST	MMRBURSTBEGIN			GOUT	TODO
MMRCLK DCMUX TODO MMRRDATA 0-7 GIN TODO MMRRDATAALID GIN TODO MMRREADREQ GOUT TODO MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWDATA 0-7 GOUT TODO ORDAVSTVALID 0-3 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO OWRACKAVSTVALID 0-5 GOUT TODO PULLOCKED GOUT TODO SCADDR GOUT TODO SCADDR 0-9 GOUT TODO<			0-1	l .	
MMRRDATA 0-7 GIN TODO MMRRDATAVALID GIN TODO MMRREADREQ GOUT TODO MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWDATA 0-7 GOUT TODO MMRWRITEREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLLOCKED GOUT TODO PCADDR GOUT TODO SCADDR 0-9 GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTBEGIN GOUT TODO SCBLATA 0-1 GOUT TODO				DCMUX	
MMRREADREQ GOUT TODO MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWDATA 0-7 GOUT TODO MMRWBITEREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO <	MMRRDATA		0-7	GIN	TODO
MMRRESETN GOUT TODO MMRWAITREQUEST GIN TODO MMRWDATA 0-7 GOUT TODO MMRWRITEREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PHYRESETN GIN TODO PORTCLK 0-5 GOUT TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTBEGIN GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATA GOUT TODO SCRESETN	MMRRDATAVALID			GIN	TODO
MMRWAITREQUEST GIN TODO MMRWDATA 0-7 GOUT TODO MMRWRITEREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO OPO PLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTBEGIN GOUT TODO SCCLK DCMUX TODO SCRDATA 0-1 GOUT TODO SCRDATA 0-7 GIN TODO SCRESETN GOUT TODO SCWAITREQUEST GOUT TOD	MMRREADREQ			GOUT	TODO
MMRWDATA 0-7 GOUT TODO MMRWRITEREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO	MMRRESETN			GOUT	TODO
MMRWDATA 0-7 GOUT TODO MMRWRITEREQ GOUT TODO OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO	MMRWAITREQUEST			GIN	TODO
OAMMREADY 0-5 GIN TODO ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWAITEREQ GOUT TODO	_		0-7	GOUT	TODO
ORDAVSTDATA 0-3 0-79 GIN TODO ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWAITEREQ GOUT TODO	MMRWRITEREQ			GOUT	TODO
ORDAVSTVALID 0-3 GIN TODO OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWDATA 0-7 GOUT TODO	_		0-5	GIN	TODO
OWRACKAVSTDATA 0-5 GIN TODO OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCRDATA 0-7 GIN TODO SCRDATA GIN TODO SCRADATQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	ORDAVSTDATA	0-3	0-79	GIN	TODO
OWRACKAVSTVALID 0-5 GIN TODO PHYRESETN GIN TODO PLLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	ORDAVSTVALID	0-3		GIN	TODO
PHYRESETN GIN TODO PLLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	OWRACKAVSTDATA	0-5		GIN	TODO
PLLLOCKED GOUT TODO PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	OWRACKAVSTVALID	0-5		GIN	TODO
PORTCLK 0-5 DCMUX TODO SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	PHYRESETN			GIN	TODO
SCADDR 0-9 GOUT TODO SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	PLLLOCKED			GOUT	TODO
SCANEN GOUT TODO SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	PORTCLK	0-5		DCMUX	TODO
SCBE GOUT TODO SCBURSTBEGIN GOUT TODO SCBURSTCOUNT 0-1 GOUT TODO SCCLK DCMUX TODO SCRDATA 0-7 GIN TODO SCRDATAVALID GIN TODO SCREADREQ GOUT TODO SCRESETN GOUT TODO SCWAITREQUEST GIN TODO SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	SCADDR		0-9	GOUT	TODO
SCBURSTBEGINGOUTTODOSCBURSTCOUNT0-1GOUTTODOSCCLKDCMUXTODOSCRDATA0-7GINTODOSCRDATAVALIDGINTODOSCREADREQGOUTTODOSCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCANEN			GOUT	TODO
SCBURSTCOUNT0-1GOUTTODOSCCLKDCMUXTODOSCRDATA0-7GINTODOSCRDATAVALIDGINTODOSCREADREQGOUTTODOSCRESETNGOUTTODOSCWAITREQUESTGOUTTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCBE			GOUT	TODO
SCCLKDCMUXTODOSCRDATA0-7GINTODOSCRDATAVALIDGINTODOSCREADREQGOUTTODOSCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCBURSTBEGIN			GOUT	TODO
SCRDATA0-7GINTODOSCRDATAVALIDGINTODOSCREADREQGOUTTODOSCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCBURSTCOUNT		0-1	GOUT	TODO
SCRDATAVALIDGINTODOSCREADREQGOUTTODOSCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCCLK			DCMUX	TODO
SCREADREQGOUTTODOSCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCRDATA		0-7	GIN	TODO
SCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCRDATAVALID			GIN	TODO
SCRESETNGOUTTODOSCWAITREQUESTGINTODOSCWDATA0-7GOUTTODOSCWRITEREQGOUTTODO	SCREADREQ			GOUT	TODO
SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	_			GOUT	TODO
SCWDATA 0-7 GOUT TODO SCWRITEREQ GOUT TODO	SCWAITREQUEST			GIN	TODO
SCWRITEREQ GOUT TODO			0-7	GOUT	TODO
	SCWRITEREQ			GOUT	TODO
	_			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
	0-4		>	DQS16	TODO
			>	LVL	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
DDIOPHYDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	<	GPIO:DATAOUT	TODO
PHYDDIOADDRACLR		0-15	>	GPIO:ACLR	TODO
PHYDDIOADDRDOUT		0-63	>	GPIO:DATAIN	TODO
PHYDDIOBAACLR			>	GPIO:ACLR	TODO
PHYDDIOBADOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCASNACLR			>	GPIO:ACLR	TODO
PHYDDIOCASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKEACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCKEDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIOCKNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCSNACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCSNDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIODMDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	>	GPIO:DATAIN	TODO
PHYDDIODQOE		0-15, 18-33, 36-51, 54-69, 72-87	>	GPIO:OEIN	TODO
PHYDDIODQSBDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSBOE		0-9	>	GPIO:OEIN	TODO
PHYDDIODQSDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSOE		0-9	>	GPIO:OEIN	TODO
PHYDDIOODTACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOODTDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIORASNACLR			>	GPIO:ACLR	TODO
PHYDDIORASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIORESETNACLR			>	GPIO:ACLR	TODO
PHYDDIORESETNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOWENACLR			>	GPIO:ACLR	TODO
PHYDDIOWENDOUT		0-3	>	GPIO:DATAIN	TODO

2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

Port Name	Instance	Port bits	Route node type	Documentation
BOOT_FROM_FPGA_ON_FAILURE			GOUT	TODO
BOOT_FROM_FPGA_READY			GOUT	TODO
BSEL		0-2	GOUT	TODO
BSEL_EN			GOUT	TODO
CSEL		0-1	GOUT	TODO
CSEL_EN			GOUT	TODO

HPS_CLOCKS

Name	Instance	Type	Values	Default	Documentation
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKOUT	0	0-3	>	CMUXHG:PLLIN	HPS clock output to clock mux
CLKOUT	0	0-8	>	CMUXHR:PLLIN	HPS clock output to clock mux
CLKOUT	1	5-8	>	CMUXVG:PLLIN	HPS clock output to clock mux
CLKOUT	1	0-8	>	CMUXVR:PLLIN	HPS clock output to clock mux

HPS_CLOCKS_RESETS

Port Name	Instance	Port bits	Route node type	Documentation
F2H_COLD_RST_REQ_N			GOUT	TODO
F2H_DBG_RST_REQ_N			GOUT	TODO
F2H_PENDING_RST_ACK			GOUT	TODO
F2H_PERIPH_REF_CLK			DCMUX	TODO
F2H_SDRAM_REF_CLK			DCMUX	TODO
F2H_WARM_RST_REQ_N			GOUT	TODO
H2F_PENDING_RST_REQ_N			GIN	TODO
PTP_REF_CLK			DCMUX	TODO

HPS_CROSS_TRIGGER

Port Name	Instance	Port bits	Route node type	Documentation
ASICCTL		0-7	GIN	TODO
CLK			DCMUX	TODO
CLK_EN			GOUT	TODO
TRIG_IN		0-7	GOUT	TODO
TRIG_INACK		0-7	GIN	TODO
TRIG_OUT		0-7	GIN	TODO
TRIG_OUTACK		0-7	GOUT	TODO

HPS_DBG_APB

Port Name	Instance	Port bits	Route node type	Documentation
DBG_APB_DISABLE			GOUT	TODO
P_ADDR		0-17	GIN	TODO
P_ADDR_31			GIN	TODO
P_CLK			DCMUX	TODO
P_CLK_EN			GOUT	TODO
P_ENABLE			GIN	TODO
P_RDATA		0-31	GOUT	TODO
P_READY			GOUT	TODO
P_RESET_N			GIN	TODO
P_SEL			GIN	TODO
P_SLV_ERR			GOUT	TODO
P_WDATA		0-31	GIN	TODO
P_WRITE			GIN	TODO

HPS_DMA

Port Name	Instance	Port bits	Route node type	Documentation
ACK	0-7		GIN	TODO
REQ	0-7		GOUT	TODO
SINGLE	0-7		GOUT	TODO

HPS_FPGA2HPS

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-31	GOUT	TODO
ARBURST		0-1	GOUT	TODO
ARCACHE		0-3	GOUT	TODO
ARID		0-7	GOUT	TODO
ARLEN		0-3	GOUT	TODO
ARLOCK		0-1	GOUT	TODO
ARPROT		0-2	GOUT	TODO
ARREADY			GIN	TODO
ARSIZE		0-2	GOUT	TODO
ARUSER		0-4	GOUT	TODO
ARVALID			GOUT	TODO
AWADDR		0-31	GOUT	TODO
AWBURST		0-1	GOUT	TODO
AWCACHE		0-3	GOUT	TODO
AWID		0-7	GOUT	TODO
AWLEN		0-3	GOUT	TODO
AWLOCK		0-1	GOUT	TODO
AWPROT		0-2	GOUT	TODO
AWREADY			GIN	TODO
AWSIZE		0-2	GOUT	TODO

Table 15 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
AWUSER		0-4	GOUT	TODO
AWVALID			GOUT	TODO
BID		0-7	GIN	TODO
BREADY			GOUT	TODO
BRESP		0-1	GIN	TODO
BVALID			GIN	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GIN	TODO
RID		0-7	GIN	TODO
RLAST			GIN	TODO
RREADY			GOUT	TODO
RRESP		0-1	GIN	TODO
RVALID			GIN	TODO
WDATA		0-127	GOUT	TODO
WID		0-7	GOUT	TODO
WLAST			GOUT	TODO
WREADY			GIN	TODO
WSTRB		0-15	GOUT	TODO
WVALID			GOUT	TODO

HPS_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Documentation
BONDING_OUT	0-1	0-3	GIN	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	TODO
CFG_CPORT_TYPE		0-11	GOUT	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	TODO
CFG_PORT_WIDTH		0-11	GOUT	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	TODO
CMD_DATA	0-5	0-59	GOUT	TODO
CMD_PORT_CLK	0-5		DCMUX	TODO
CMD_READY	0-5		GIN	TODO
CMD_VALID	0-5		GOUT	TODO
RD_CLK	0-3		DCMUX	TODO
RD_DATA	0-3	0-79	GIN	TODO
RD_READY	0-3		GOUT	TODO
RD_VALID	0-3		GIN	TODO
WRACK_DATA	0-5	0-9	GIN	TODO
WRACK_READY	0-5		GOUT	TODO
WRACK_VALID	0-5		GIN	TODO
WR_CLK	0-3		DCMUX	TODO
WR_DATA	0-3	0-89	GOUT	TODO
WR_READY	0-3		GIN	TODO
WR_VALID	0-3		GOUT	TODO

HPS_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-29	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-29	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-127	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-15	GIN	TODO
WVALID			GIN	TODO

HPS_HPS2FPGA_LIGHT_WEIGHT

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-20	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-20	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
RDATA		0-31	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-31	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-3	GIN	TODO
WVALID			GIN	TODO

HPS_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Documentation
H2F_CAN_IRQ	0-1		GIN	TODO
H2F_CLKMGR_IRQ			GIN	TODO
H2F_CTI_IRQ_N	0-1		GIN	TODO
H2F_DMA_ABORT_IRQ			GIN	TODO
H2F_DMA_IRQ	0-7		GIN	TODO
H2F_EMAC_IRQ	0-1		GIN	TODO
H2F_FPGA_MAN_IRQ			GIN	TODO
H2F_GPIO_IRQ	0-2		GIN	TODO
H2F_I2C_EMAC_IRQ	0-1		GIN	TODO
H2F_I2C_IRQ	0-1		GIN	TODO
H2F_L4SP_IRQ	0-1		GIN	TODO
H2F_MPUWAKEUP_IRQ			GIN	TODO
H2F_NAND_IRQ			GIN	TODO
H2F_OSC_IRQ	0-1		GIN	TODO
H2F_QSPI_IRQ			GIN	TODO
H2F_SDMMC_IRQ			GIN	TODO
H2F_SPI_IRQ	0-3		GIN	TODO
H2F_UART_IRQ	0-1		GIN	TODO
H2F_USB_IRQ	0-1		GIN	TODO
H2F_WDOG_IRQ	0-1		GIN	TODO
IRQ		0-63	GOUT	TODO

HPS_JTAG

Port Name	Instance	Port bits	Route node type	Documentation
NENAB_JTAG			GIN	TODO
NTRST			GIN	TODO
TCK			GIN	TODO
TDI			GIN	TODO
TMS			GIN	TODO

HPS_LOAN_IO

Port Name	Instance	Port bits	Route node type	Documentation
INPUT_ONLY		0-13	GIN	TODO
LOANIO_IN		0-70	GIN	TODO
LOANIO_OE		0-70	GOUT	TODO
LOANIO_OUT		0-70	GOUT	TODO

HPS_MPU_EVENT_STANDBY

Port Name	Instance	Port bits	Route node type	Documentation
EVENTI			GOUT	TODO
EVENTO			GIN	TODO
STANDBYWFE		0-1	GIN	TODO
STANDBYWFI		0-1	GIN	TODO

HPS_MPU_GENERAL_PURPOSE

Port Name	Instance	Port bits	Route node type	Documentation
GP_IN		0-31	GOUT	TODO
GP_OUT		0-31	GIN	TODO

HPS_PERIPHERAL_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK_RX_I			DCMUX	TODO
CLK_TX_I			DCMUX	TODO
GMII_MDC_O			GIN	TODO
GMII_MDI_I			GOUT	TODO
GMII_MDO_O			GIN	TODO
GMII_MDO_O_E			GIN	TODO
PHY_COL_I			GOUT	TODO
PHY_CRS_I			GOUT	TODO
PHY_RXDV_I			GOUT	TODO
PHY_RXD_I		0-7	GOUT	TODO
PHY_RXER_I			GOUT	TODO
PHY_TXD_O		0-7	GIN	TODO
PHY_TXEN_O			GIN	TODO
PHY_TXER_O			GIN	TODO
PTP_AUX_TS_TRIG_I			GOUT	TODO
PTP_PPS_O			GIN	TODO
RST_CLK_RX_N_O			GIN	TODO
RST_CLK_TX_N_O			GIN	TODO

HPS_PERIPHERAL_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
OUT_CLK			GIN	TODO
OUT_DATA			GIN	TODO
SCL			DCMUX	TODO
SDA			GOUT	TODO

HPS_PERIPHERAL_NAND

Port Name	Instance	Port bits	Route node type	Documentation
ADQ_IN		0-7	GOUT	TODO
ADQ_OE			GIN	TODO
ADQ_OUT		0-7	GIN	TODO
ALE			GIN	TODO
CEBAR		0-3	GIN	TODO
CLE			GIN	TODO
RDY_BUSY		0-3	GOUT	TODO
REBAR			GIN	TODO
WEBAR			GIN	TODO
WPBAR			GIN	TODO

HPS_PERIPHERAL_QSPI

Port Name	Instance	Port bits	Route node type	Documentation
MI	0-3		GOUT	TODO
MO	0-3		GIN	TODO
N_MO_EN		0-3	GIN	TODO
N_SS_OUT		0-3	GIN	TODO

HPS_PERIPHERAL_SDMMC

Port Name	Instance	Port bits	Route node type	Documentation
CARD_INTN_I			GOUT	TODO
CCLK_OUT			GIN	TODO
CDN_I			GOUT	TODO
CLK_IN			GOUT	TODO
CMD_EN			GIN	TODO
CMD_I			GOUT	TODO
CMD_O			GIN	TODO
DATA_EN		0-7	GIN	TODO
DATA_I		0-7	GOUT	TODO
DATA_O		0-7	GIN	TODO
PWR_ENA_O			GIN	TODO
RSTN_O			GIN	TODO
VS_O			GIN	TODO
WP_I			GOUT	TODO

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
SS_N	0-3		GIN	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SCLK_IN			DCMUX	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CTS			GOUT	TODO
DCD			GOUT	TODO
DSR			GOUT	TODO
DTR			GIN	TODO
OUT_N	0-1		GIN	TODO
RI			GOUT	TODO
RTS			GIN	TODO
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK			DCMUX	TODO
DATAIN		0-7	GOUT	TODO
DATAOUT		0-7	GIN	TODO
DATA_OUT_EN		0-7	GIN	TODO
DIR			GOUT	TODO
NXT			GOUT	TODO
STP			GIN	TODO

HPS_STM_EVENT

Port Name	Instance	Port bits	Route node type	Documentation
STM_EVENT		0-27	GOUT	TODO

HPS_TEST

Port Name	Instance	Port bits	Route node type	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_BISTEN			GOUT	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_BIST_SE			GOUT	TODO

Table 18 – continued from previous page

Table 18 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_CANTESTEN	0-1		GOUT	TODO
DFT_IN_FPGA_CFGTESTEN			GOUT	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_DBGATTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTMTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	TODO
DFT_IN_FPGA_DDR2XDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	TODO
DFT_IN_FPGA_DLLNRST			GOUT	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	TODO
DFT_IN_FPGA_ECCBYP			GOUT	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	TODO
DFT_IN_FPGA_F2SAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_F2SPCLKDBG_TESTEN			GOUT	TODO
DFT_IN_FPGA_FMBHNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMCSREN			GOUT	TODO
DFT_IN_FPGA_FMNIOTRI			GOUT	TODO
DFT IN FPGA FMPLNIOTRI			GOUT	TODO
DFT_IN_FPGA_GPIODBTESTEN			GOUT	TODO
DFT_IN_FPGA_HIOCLKIN0			GOUT	TODO
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	TODO
DFT_IN_FPGA_HIOSCLR			GOUT	TODO
DFT IN FPGA IPSCCLK			GOUT	TODO
DFT IN FPGA IPSCENABLE		0-11	GOUT	TODO
DFT_IN_FPGA_IPSCIN			GOUT	TODO
DFT_IN_FPGA_IPSCUPDATE			GOUT	TODO
DFT_IN_FPGA_L3MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L3MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L3SPTESTEN			GOUT	TODO
DFT_IN_FPGA_L4MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L4MPTESTEN			GOUT	TODO
DFT IN FPGA L4SPTESTEN			GOUT	TODO
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_MEM_CPU_SI			GOUT	TODO
DFT_IN_FPGA_MEM_L2_SI			GOUT	TODO
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_MEM_SE			GOUT	TODO
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	TODO
DFT IN FPGA MPUPERITESTEN			GOUT	TODO
DFT IN FPGA MPUTESTEN			GOUT	TODO
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	TODO
DFT IN FPGA MTESTEN			GOUT	TODO
DFT IN FPGA NANDTESTEN			GOUT	TODO
2. 1_II1_II 0/1_I/IIID IDDIDIV		<u> </u>		10DO

Table 18 – continued from previous page

Table 18 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_NANDXTESTEN			GOUT	TODO
DFT_IN_FPGA_OCTCLKENUSR			GOUT	TODO
DFT_IN_FPGA_OCTCLKUSR			GOUT	TODO
DFT_IN_FPGA_OCTENSERUSER			GOUT	TODO
DFT_IN_FPGA_OCTNCLRUSR			GOUT	TODO
DFT_IN_FPGA_OCTS2PLOAD			GOUT	TODO
DFT_IN_FPGA_OCTSCANCLK			GOUT	TODO
DFT_IN_FPGA_OCTSCANEN			GOUT	TODO
DFT_IN_FPGA_OCTSCANIN			GOUT	TODO
DFT_IN_FPGA_OCTSERDATA			GOUT	TODO
DFT_IN_FPGA_OSC1TESTEN			GOUT	TODO
DFT_IN_FPGA_PIPELINE_SE_ENABLE			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS_SEL			GOUT	TODO
DFT_IN_FPGA_PLLTEST_INPUT_EN			GOUT	TODO
DFT_IN_FPGA_PLL_ADVANCE			GOUT	TODO
DFT_IN_FPGA_PLL_BG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BG_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BWADJ		0-11	GOUT	TODO
DFT_IN_FPGA_PLL_CLKF		0-12	GOUT	TODO
DFT_IN_FPGA_PLL_CLKOD		0-8	GOUT	TODO
DFT IN FPGA PLL CLKR		0-5	GOUT	TODO
DFT_IN_FPGA_PLL_CLK_SELECT	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_ENSAT	-		GOUT	TODO
DFT_IN_FPGA_PLL_FASTEN			GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESETALL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_EXT_SEL	-		GOUT	TODO
DFT_IN_FPGA_PLL_REG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_RESET	0-2		GOUT	TODO
DFT IN FPGA PLL REG TEST DRV			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_OUT			GOUT	TODO
DFT IN FPGA PLL REG TEST REP			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_SEL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_STEP	1 -		GOUT	TODO
DFT_IN_FPGA_PLL_TEST	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_TESTBUS_SEL	-	0-4	GOUT	TODO
DFT_IN_FPGA_PSTDQSENA			GOUT	TODO
DFT_IN_FPGA_QSPITESTEN			GOUT	TODO
DFT_IN_FPGA_S2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_SCANIN		0-389	GOUT	TODO
DFT IN FPGA SCAN EN		0 507	GOUT	TODO
DFT_IN_FPGA_SDMMCTESTEN			GOUT	TODO
DFT_IN_FPGA_SPIMTESTEN			GOUT	TODO
DFT_IN_FPGA_TEST_CKEN			GOUT	TODO
DFT_IN_FPGA_TEST_CLK			DCMUX	TODO
DFT_IN_FPGA_TEST_CLKOFF			GOUT	TODO
DIT_IN_ITOA_ILBI_CLROIT				TODO

Table 18 – continued from previous page

Table 18 – co			· ·	
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN			GOUT	TODO
DFT_IN_FPGA_USBMPTESTEN			GOUT	TODO
DFT_IN_FPGA_USBULPICLK_TESTEN		0-1	GOUT	TODO
DFT_IN_FPGA_VIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANIN			GOUT	TODO
DFT_IN_HPS_TESTMODE_N			GOUT	TODO
DFT_OUT_FPGA_BIST_CPU_SO			GIN	TODO
DFT_OUT_FPGA_BIST_L2_SO			GIN	TODO
DFT_OUT_FPGA_BIST_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_DLLLOCKED			GIN	TODO
DFT_OUT_FPGA_DLLSETTING		0-6	GIN	TODO
DFT_OUT_FPGA_DLLUPDWNCORE			GIN	TODO
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	TODO
DFT_OUT_FPGA_HIODQSOUT		0-4	GIN	TODO
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	TODO
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	TODO
DFT_OUT_FPGA_HIOSCANOUT		0-1	GIN	TODO
DFT_OUT_FPGA_IPSCOUT		0-4	GIN	TODO
DFT_OUT_FPGA_MEM_CPU_SO			GIN	TODO
DFT_OUT_FPGA_MEM_L2_SO			GIN	TODO
DFT_OUT_FPGA_MEM_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_OCTCLKUSRDFT			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	TODO
DFT OUT FPGA VIOSCANOUT			GIN	TODO
DFX_IN_FPGA_T2_CLK			GOUT	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	TODO
DFX OUT FPGA DATA		0-17	GIN	TODO
DFX_OUT_FPGA_DCLK			GIN	TODO
DFX OUT FPGA OSC1 CLK			GIN	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE	+	0-4	GIN	TODO
DFX OUT FPGA T2 DATAOUT	+		GIN	TODO
DFX_SCAN_CLK	+		GOUT	TODO
DFX_SCAN_DIN			GOUT	TODO
DIA_SCAR_DIN				TODO

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFX_SCAN_DOUT			GIN	TODO
DFX_SCAN_EN			GOUT	TODO
DFX_SCAN_LOAD			GOUT	TODO
F2S_CTRL			GOUT	TODO
F2S_JTAG_ENABLE_CORE			GOUT	TODO

HPS_TPIU_TRACE

Port Name	Instance	Port bits	Route node type	Documentation
TRACECLKIN			DCMUX	TODO
TRACECLK_CTL			GOUT	TODO
TRACE_DATA		0-31	GIN	TODO

2.4 Options

Name	Type	Values	Default	Documentation		
AL-	Bool	t/f	f	TODO		
LOW_DEVICE_WID	E_OUTPUT_ENABLE	E_DIS				
COMPRES-	Bool	t/f	f	TODO		
SION_DIS						
CRC_DIVIDE_ORDI	E R Num	• 0-8	0	TODO		
		0-0				
CRC_ERROR_DETE	CRIMIN EN	t/f	f	TODO		
CVPCIE_MODE	Ram	0-3	0	TODO		
CVP_CONF_DONE		t/f	f	TODO		
DE-	Bool	t/f	f	TODO		
VICE_WIDE_RESET		UI	1	1000		
DRIVE_STRENGTH		0-3	0	TODO		
IDCODE	Ram	00-ff	0	TODO		
	DINOGISR_DONE_EN	t/f	f	TODO		
JTAG_ID	Ram	32 bits	-	TODO		
NCEO_DIS	Bool	t/f	f	TODO		
OCT_DONE_DIS	Bool	t/f	f	TODO		
OPT_A	Ram	0000-ffff		TODO		
OPT_B	Ram	64 bits		TODO		
RE-	Bool	t/f	f	TODO		
LEASE_CLEARS_B	LEASE_CLEARS_BEFORE_TRISTATES_DIS					
RETRY_CONFIG_O	N <u>B</u> 6RIROR_EN	t/f	f	TODO		
START_UP_CLOCK	Ram	00-ff	40	TODO		

2.4. Options 119

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Enum	Type	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
  char pcie, gxb, hmc;
  uint16_t io, gpio;
struct variant_info {
 const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- variant its associated variant_info
- · package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- gpio number of fpga-usable gpios

The Variant fields are:

- name name of the variant, for instance se120b
- die its associated die_info

- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different

components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                                 // Port node id
enum block type t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex,_
→int16_t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_
→t bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt (pnode_t pn);
                      pn2p (pnode_t pn);
constexpr pos_t
constexpr uint32_t
                      pn2x (pnode_t pn);
constexpr uint32_t
                      pn2y (pnode_t pn);
constexpr int8_t
                      pn2bi(pnode_t pn);
constexpr int16_t
                      pn2pi(pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block type t value 0 is BNONE, the port type t value 0 is PNONE, and pnode t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

```
std::vector<pnode_t> p2p_from(pnode_t pn) const;
pnode_t p2p_to(pnode_t pn) const;
```

These two methods allow to find the direct connections between logic port nodes of different logic blocks. The connections being 1:N the p2p_from method can give multiple results while p2p_to only answers one node or the value 0.

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

Alternatively the pos_get_bels() method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;

struct bmux_setting_t {
   block_type_t btype;
   pos_t pos;
   bmux_type_t mux;
   int midx;
   int type;
   bool def;
   uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
   std::vector<uint8_t> r;
};
```

(continued from previous page)

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT MUX), numeric (MT NUM), booolean (MT BOOL) and ram (MT RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.7 Inverters management

```
struct inv_setting_t {
  rnode_t node;
  bool value;
  bool def;
};

std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.8 Pin/package management

(continued from previous page)

```
PIN\_DQS\_DIS = 0x00000030,
  PIN DOSB = 0x00000040,
  PIN_DQSB_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00,
  PIN_DO_NOT_USE = 0x00000100,
  PIN\_GXP\_RREF = 0x00000200,
 PIN_NC = 0x00000300,

PIN_VCC = 0x00000400,
  PIN_VCCL_SENSE = 0x00000500,
  PIN\_VCCN = 0x00000600,
 PIN_VCCPD = 0x00000700,

PIN_VREF = 0x00000800,

PIN_VSS = 0x00000900,
  PIN_VSS_SENSE = 0x00000a00,
};
struct pin_info_t {
  uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
  const char *function;
  const char *io_block;
  double r, c, l, length;
  int delay_ps;
  int index;
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
const pin_info_t *pin_find_pnode(pnode_t pn) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io block name of the I/O block for power purposes, like 9A
- r, c, 1 electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay_ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination. The pin_find_pos method looks up a pin from a gpio or hmc pnode.

3.9 Options

```
struct opt_setting_t {
 bmux_type_t mux;
 bool def;
 int type;
 uint32 t s; // bmux_type_t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
};
int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

3.11 HMC bypass

```
pnode_t hmc_get_bypass(pnode_t pn) const;
```

The hmc_get_bypass method gives the associated HMC port to a given one when in bypass mode. Specifically, to find the rnode corresponding to a given GPIO port connected to the HMC in bypass mode do:

- Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN). There should be only one even in the p2p_from case.
- Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independent)
- Get the associated routing node with pnode_to_rnode.

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

mistral-cv bels <model>

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory. The exception is the routing data that is converter to compressed binary and put in the gdata directory. All the conversions are done with python programs and shell scripts in the tools directory.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001

→3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

The python script routes-to-bin.py loads this file and generated a compressed binary version in gdata which matches the rmux structure. The script mkroutes.sh generates it for all die types.

5.3 Block muxes

The lists of block muxes and options muxes are independent of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by 'l', or they're set as one set per line start with an indented '*'.

The lab, mlok, mlok, mlok, mlok and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.4. Logic blocks