Mistral documentation

Release 1.0

CONTENTS

| 1 | The (| Cyclone V FPGA |
|---|-------|-------------------------------------|
| | 1.1 | The FPGAs |
| | 1.2 | Bitstream stucture |
| | 1.3 | Logic blocks |
| | 1.4 | Routing network |
| | 1.5 | Programmable inverters |
| 2 | Cyclo | oneV internals description |
| | 2.1 | Routing network |
| | 2.2 | Inner logic blocks |
| | 2.3 | Peripheral logic blocks |
| | 2.4 | Options |
| 3 | Cvelo | oneV library usage |
| | 3.1 | Library structure |
| | 3.2 | Packages |
| | 3.3 | Model information |
| | 3.4 | pos, rnode and pnode |
| | 3.5 | Routing network management |
| | 3.6 | Logic block management |
| | 3.7 | Inverters management |
| | 3.8 | Pin/package management |
| | 3.9 | Options |
| | 3.10 | Bitstream management |
| | 3.11 | HMC bypass |
| 4 | The 1 | mistral-cv command-line program 13. |
| | 4.1 | models |
| | 4.2 | routes |
| | 4.3 | routes2 |
| | 4.4 | cycle |
| | 4.5 | bels |
| | 4.6 | decomp |
| | 4.7 | comp |
| | 4.8 | diff |
| 5 | Mist | ral CycloneV library internals |
| | 5.1 | Structure |
| | 5.2 | Routing data |
| | 5.3 | Block muxes |

| 5.4 | Logic blocks | 137 |
|-----|---------------|-----|
| 5.5 | Inverters | 137 |
| 5.6 | Forced-1 bits | 137 |
| 5.7 | Packages | 137 |
| 5.8 | Models | 137 |
| 5.9 | Binary data | 137 |

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- · Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

| Die | Tiles | Pram | Cram |
|--------|---------|--------|------------|
| e50f | 55x46 | 51101 | 4958x3928 |
| gx25f | 49x40 | 54083 | 3856x3412 |
| gt75f | 69x62 | 90162 | 6006x5304 |
| gt150f | 90x82 | 113922 | 7605x7024 |
| gt300f | 122x116 | 130828 | 10038x9948 |
| sx50f | 69x62 | 80505 | 6006x5304 |
| sx120f | 90x82 | 99574 | 7605x7024 |

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell $9 \rightarrow \text{cells } 0-9 \rightarrow \text{lab } (x, u-1)$ cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

| Name | Instance | Туре | Values | Default | Documenta- |
|-----------|----------|------|---------|---------|------------------|
| | | | | | tion |
| ARITH_SEL | 0-9 | Mux | | lut | Select whether |
| | | | • adder | | the data input |
| | | | • lut | | of the FF is the |
| | | | | | LUTs or the |
| | | | | | adder |

Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|-------------|----------|---------------------------------------|--------|---------|-----------------------------|
| INAME | Instance | Туре | values | Delault | tion |
| BCLK_SEL | 0-9 | Mux | | off | Select the clock |
| DCLK_SEL | 0-9 | Mux | • off | OII | |
| | | | | | input to the two bottom FFs |
| | | | • clk0 | | bottom FFS |
| | | | • clk1 | | |
| | | | • clk2 | | |
| BCLR_SEL | 0-9 | Num | | 0 | Select the aclr |
| | | - , , , , , , , , , , , , , , , , , , | • 0-1 | | input to the two |
| | | | | | bottom FFs |
| BDFF0 | 0-9 | Mux | | reg | Select between |
| | | | • reg | | LUT and FF for |
| | | | • nlut | | that output |
| | | | | | |
| BDFF1 | 0-9 | Mux | | reg | Select between |
| | | | • reg | | LUT and FF for |
| | | | • nlut | | that output |
| BDFF1L | 0-9 | Mux | | reg | Select between |
| DDITTL | 0-9 | Wiux | • reg | reg | LUT and FF for |
| | | | • nlut | | |
| | | | · mut | | that output |
| BEF_SEL | 0-9 | Mux | | e | Select which |
| _ | | | • e | | input goes to the |
| | | | • f | | sdata input of |
| | | | | | the two bottom |
| | | | | | FFs |
| BPKREG0 | 0-9 | Bool | t/f | f | Force the top |
| | | | | | FF of the bot- |
| | | | | | tom half to get |
| | | | | | its input from |
| | | | - 12 | | tef_sel |
| BPKREG1 | 0-9 | Bool | t/f | f | Force the bot- |
| | | | | | tom FF of the |
| | | | | | bottom half to |
| | | | | | get its input |
| 7.00 | | | | | from tef_sel |
| BSCLR_DIS | 0-9 | Bool | t/f | f | Disable sync |
| | | | | | clear for the |
| | | | | | bottom half |
| BSLOAD_EN | 0-9 | Bool | t/f | f | Select whether |
| | | | | | to enable the |
| | | | | | sync load line of |
| | | | | | the two bottom |
| D EEEDDACK | CLW O | Name | | | FFs |
| B_FEEDBACK_ | 2HFA | Num | . 0.1 | 0 | Select which of |
| | | | • 0-1 | | the FFs goes to |
| | | | | | the bottom feed- |
| | | | | | back line |

Table 1 – continued from previous page

| LUT_MASK | Name | Instance | Type | Values | Default | Documenta- tion |
|--|----------|----------|------|--|---------|--|
| SHARE | LUT_MASK | 0-9 | Ram | 64 bits | 0 | LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48- |
| TCLK_SEL 0-9 Mux off Select the clock input to the two top FFs TCLR_SEL 0-9 Num 0 Select the aclr input to the two top FFs TDFF0 0-9 Mux reg Select between LUT and FF for that output TDFF1 0-9 Mux reg Select between LUT and FF for that output TDFF1L 0-9 Mux reg Select between LUT and FF for that output TDFF1L 0-9 Mux reg Select between LUT and FF for that output | MODE | 0-9 | Mux | • 15_ft • 15_fb • 15_ftb • 16 • 16_ft • 16_ft • 16_ftb • 17_e0 • 17_e0_ft • 17_e0_ft • 17_e1_ft • 17_e1_ft | | |
| TCLR_SEL 0-9 Num 0 Select the aclr input to the two top FFs TDFF0 0-9 Mux reg Num 1 reg Select between LUT and FF for that output TDFF1 0-9 Mux reg nlut reg Select between LUT and FF for that output TDFF1L 0-9 Mux reg Select between LUT and FF for that output | SHARE | 0-9 | Bool | t/f | f | line to the addi- |
| TDFF0 O-9 Mux reg reg LUT and FF for that output TDFF1 O-9 Mux reg reg Select between LUT and FF for that output reg reg Select between LUT and FF for that output reg LUT and FF for that output reg LUT and FF for that output | TCLK_SEL | 0-9 | Mux | • clk0 • clk1 | off | input to the two |
| TDFF0 0-9 Mux • reg • nlut reg Select between LUT and FF for that output TDFF1 0-9 Mux • reg • nlut reg Select between LUT and FF for that output TDFF1L 0-9 Mux • reg • reg • reg • reg LUT and FF for that output TDFF1L 0-9 Mux • reg • reg LUT and FF for that output | TCLR_SEL | 0-9 | Num | • 0-1 | 0 | input to the two |
| TDFF1L 0-9 Mux reg LUT and FF for that output * reg * nlut reg * Select between LUT and FF for LUT and FF for LUT and FF for that output reg * Select between LUT and FF for LUT and FF f | TDFF0 | 0-9 | Mux | | reg | Select between LUT and FF for |
| • reg LUT and FF for | TDFF1 | 0-9 | Mux | | reg | LUT and FF for |
| | TDFF1L | 0-9 | Mux | | reg | LUT and FF for |

Table 1 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|-------------|----------|--------|---------|---------|------------------------------|
| | | | | | tion |
| TEF_SEL | 0-9 | Mux | | e | Select which |
| | | | • e | | input goes to the |
| | | | • f | | sdata input of |
| | | | | | the two top FFs |
| TPKREG0 | 0-9 | Bool | t/f | f | Force the top FF |
| | | | | | of the top half |
| | | | | | to get its input |
| TPKREG1 | 0-9 | Bool | t/f | f | from tef_sel Force the bot- |
| IFKKEGI | 0-9 | BOOI | V1 | 1 | tom FF of the |
| | | | | | top half to get |
| | | | | | its input from |
| | | | | | tef_sel |
| TSCLR_DIS | 0-9 | Bool | t/f | f | Disable sync |
| | | | ,,- | | clear for the top |
| | | | | | half |
| TSLOAD_EN | 0-9 | Bool | t/f | f | Select whether |
| | | | | | to enable the |
| | | | | | sync load line of |
| | | | | | the two top FFs |
| T_FEEDBACK_ | SB01-9 | Num | | 0 | Select which of |
| | | | • 0-1 | | the FFs goes to |
| | | | | | the top feedback |
| A CL DO DAY | | D 1 | . 10 | 6 | line |
| ACLR0_INV | | Bool | t/f | f | Optional in- |
| | | | | | verter for asynchronous |
| | | | | | clear 0 |
| ACLR0_SEL | | Mux | | gin1 | Selects between |
| 1102110_022 | | 111011 | • gin1 | 8 | clock and data |
| | | | • clki2 | | for async clear 0 |
| | | | | | |
| ACLR1_INV | | Bool | t/f | f | Optional in- |
| | | | | | verter for |
| | | | | | asynchronous |
| | | | | | clear 1 |
| ACLR1_SEL | | Mux | _ | gin0 | Selects between |
| | | | • gin0 | | clock and data |
| | | | • clki3 | | for async clear 1 |
| BTO_DIS | | Bool | t/f | f | When disabled, |
| | | | | | allows carry |
| | | | | | in/share in from |
| | | | | | local cell 4 into |
| | | | | | local cell 5 |

Table 1 – continued from previous page

| | т | | nued from previous pa | | |
|------------|----------|------|---|---------|---|
| Name | Instance | Туре | Values | Default | Documenta- tion |
| BYPASS_DIS | | Bool | t/f | t | Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too) |
| CLK0_INV | | Bool | t/f | f | Optional inverter for clock |
| CLK0_SEL | | Mux | • clka • clkb | clka | Selects between the two inter- medaite clock lines for clock 0 |
| CLK1_INV | | Bool | t/f | f | Optional inverter for clock |
| CLK1_SEL | | Mux | • clka • clkb | clka | Selects between the two inter- medaite clock lines for clock 1 |
| CLK2_INV | | Bool | t/f | f | Optional inverter for clock 2 |
| CLK2_SEL | | Mux | • clka • clkb | clka | Selects between the two inter- medaite clock lines for clock 2 |
| CLKA_SEL | | Mux | • clki0 • gin2 | clki0 | Selects between clock and data for the clka intermediate line |
| CLKB_SEL | | Mux | • clki1 • gin3 | clki1 | Selects between clock and data for the clkb intermediate line |
| DFT_MODE | | Mux | off on dft_pprog | on | TODO |
| EN0_EN | | Bool | t/f | t | Enables the enable 0 line (else always on) |
| EN0_NINV | | Bool | t/f | t | Optional inverter for enable 0 |
| | | | | | tinues on nevt nage |

Table 1 – continued from previous page

| Name Insta | | Values | Default | Documenta- |
|------------------|---------|------------------|---------|---|
| EN0_SEL | Mux | • gin1 • gin3 | gin1 | Source selection for enable 0 |
| EN1_EN | Bool | t/f | t | Enables the enable 1 line (else always on) |
| EN1_NINV | Bool | t/f | t | Optional inverter for enable |
| EN1_SEL | Mux | • gin0 • gin3 | gin3 | Source selection for enable 1 |
| EN2_EN | Bool | t/f | t | Enables the enable 2 line (else always on) |
| EN2_NINV | Bool | t/f | t | Optional inverter for enable 2 |
| EN_SCLK_LOAD_WHA | AT Bool | t/f | f | Unclear, possi- bly source selec- tion for enable 2 |
| REGSCAN_LATCH_EN | Bool | t/f | f | TODO |
| SCLR_INV | Bool | t/f | f | Optional inverter for synchronous clear |
| SCLR_MUX | Mux | • gin3 • gin2 | gin3 | Source selection for sync clear, possibly more subtle (interac- tion with en2 and sload) |
| SLOAD_INV | Bool | t/f | t | Optional inverter for synchronous load |
| SLOAD_SEL | Mux | • gin0 • gin3 | gin0 | Source selection for sync load, possibly more subtle (interac- tion with en2 and sclr) |

Table 1 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------|----------|------|--------|---------|------------------|
| | | | | | tion |
| TTO_DIS | | Bool | t/f | f | When disabled, |
| | | | | | allows carry |
| | | | | | in/share in from |
| | | | | | the lab at (x, |
| | | | | | y+1) cell 9 into |
| | | | | | local cell 0 |

| Port | In- | Port | Route | Documentation |
|--------|--------|------|-----------|--|
| Name | stance | bits | node type | |
| A | 0-9 | | GOUT | Data input to the lab cell |
| ACLR | | 0-1 | TCLK | Common clock inputs for asynchronous clear of the FFs |
| В | 0-9 | | GOUT | Data input to the lab cell |
| С | 0-9 | | GOUT | Data input to the lab cell |
| CLKIN | | 0-1 | TCLK | Common clock inputs for clocking of the FFs |
| D | 0-9 | | GOUT | Data input to the lab cell |
| DATAIN | | 0-3 | GOUT | Common data inputs for enables, sync clear and load |
| E0 | 0-9 | | GOUT | Data input to the lab cell |
| E1 | 0-9 | | GOUT | Data input to the lab cell |
| F0 | 0-9 | | GOUT | Data input to the lab cell |
| F1 | 0-9 | | GOUT | Data input to the lab cell |
| FFB0 | 0-9 | | GIN | Output from either the top FF of the bottom hslf of the lab cell or the |
| | | | | bottomlut to data routing |
| FFB1 | 0-9 | | GIN | Output from either the bottom FF of the bottom hslf of the lab cell or |
| | | | | the bottom lut to data routing |
| FFB1L | 0-9 | | LD | Output from either the bottom FF of the bottom hslf of the lab cell or |
| | | | | the bottom lut to local dispatch |
| FFT0 | 0-9 | | GIN | Output from either the top FF of the top hslf of the lab cell or the top |
| | | | | lut to data routing |
| FFT1 | 0-9 | | GIN | Output from either the bottom FF of the top hslf of the lab cell or the |
| | | | | top lut to data routing |
| FFT1L | 0-9 | | LD | Output from either the bottom FF of the top hslf of the lab cell or the |
| | | | | top lut to local dispatch |

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.




Fig. 2: One of the 10 cells of the LAB.




Fig. 3: The 16 possible interconnection modes.

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|----------|------|----------------------------------|---------|------------|
| | | | | | tion |
| MADDG_VOLTA | AGE | Mux | • vccl • vcchg | vccl | TODO |
| MCRG_VOLTAC | E | Mux | • vcchg • vccl | vcchg | TODO |
| RAM_DIS | | Bool | t/f | t | TODO |
| REGSCAN_LAT | CH_EN | Bool | t/f | f | TODO |
| WRITE_EN | | Bool | t/f | f | TODO |
| WRITE_PULSE_ | LENGTH | Num | • 500 • 650 • 800 • 950 | 500 | TODO |

2.2.3 DSP

The DSP blocks provide a multiply-adder with differents modes. Its large number of inputs and output makes it span two tiles vertically.

The modes are are:

- Three 9x9 multipliers in parallel
- Two 18x19 multipliers in parallel
- Two 18x19 multipliers with the results combined through add or sub
- One 18x18 multiplier added to a 36-bits value
- One 27x27 multiplier

Data input is through 12 blocks of 9 bits, the mapping of their use depending on the mode. Each bit can be individually inverted. Unconnected bits default to 1 and must be inverted to get a 0. We are only able to do 18x18 multipliers, 18x19 configuration is not understood.

The two operands of a multiplier are called X and Y. The Z operand is use in preadder mode and acts on Y. When in two-multiplier mode they are called A and B. Three-multiplier mode is very similar to single with the inputs and outputs packed in the 27-bits inputs/54-bits output registers. Preadder is not officially supported in 3-multiplier mode.

Mapping of data input blocks to multiplier ports is as follows:

| Multiplier mode | AX | AY | AZ | ВХ | BY | BZ |
|---------------------|---------|---------|----------|------------|------|--------|
| 1 or 3, no preadder | 7, 6, 0 | 9, 8, 2 | | | | |
| 3, preadder active | 7, 6, 0 | 8, 3, 2 | 10, 5, 4 | | | |
| 2 | 1, 0 | 3, 2 | 5, 4 | 7, 6 | 9, 8 | 11, 10 |
| 18x18+36 | 1, 0 | 3, 2 | 5, 4 | 9, 8, 7, 6 | | |

Result is in the single 74-bits wide RESULT port, which is split in half in two-18x19-parallel mode with the B result in bits [73:37].

| Name | Instance | Туре | Values | Default | Documenta- tion |
|--------------|----------|--------|----------|---------|-----------------------------------|
| ACC_INV | | Bool | t/f | f | TODO |
| ACLR0_INV | | Bool | t/f | f | Invert aclr 0 |
| ACLR0_SEL | | Num | <u> </u> | 0 | Input for aclr 0 |
| ACERO_GEE | | Tvuiii | • 0 | | input for acin o |
| ACLR1_INV | | Bool | t/f | f | Invert aclr 1 |
| ACLR1_SEL | | Num | | 1 | Input for aclr 1 |
| | | | • 1 | | |
| AX_SIGNED | | Bool | t/f | f | Is port X of multiplier A signed? |
| AY_SIGNED | | Bool | t/f | f | Is port Y of multiplier A signed? |
| BX_SIGNED | | Bool | t/f | f | Is port X of multiplier B signed? |
| BY_SIGNED | | Bool | t/f | f | Is port Y of multiplier B signed? |
| CAS- | | Bool | t/f | f | TODO |
| CADE_1ST_EN | | | | | |
| CASCADE_EN | | Bool | t/f | f | TODO |
| CHAIN_OUTPU | T_EN | Bool | t/f | f | TODO |
| CLK0_INV | | Bool | t/f | f | Invert clock 0 |
| CLK0_SEL | | Num | • 0 | 0 | Input for clock 0 |
| CLK1_INV | | Bool | t/f | f | Invert clock 1 |
| CLK1_SEL | | Num | • 1 | 1 | Input for clock 1 |
| CLK2_INV | | Bool | t/f | f | Invert clock 2 |
| CLK2_SEL | | Num | 0.1 | 2 | Input for clock 2 |
| 03112_022 | | 1 (37) | • 2 | | 1p.u. 152 5.00m. 2 |
| CLK_AX17_SEI | | Num | • 0-2 | 0 | TODO |
| CLK_AYZ17_SE | EL | Num | • 0-2 | 0 | TODO |
| CLK_BX17_SEL | | Num | • 0-2 | 0 | TODO |
| CLK_BYZ17_SE | L | Num | • 0-2 | 0 | TODO |
| | 1 | | | | ntinues on next page |

Table 2 – continued from previous page

| Name Instance | Туре | Values | Default | Documenta- tion |
|--------------------|--------|-------------------|---------|---------------------------------------|
| CLK_DYN_CTRL_SEL | Num | • 0-2 | 0 | TODO |
| CLK_OPREG_SEL | Num | 0.2 | 0 | TODO |
| | | • 0-2 | | |
| COEF_INPUT_EN | Bool | t/f | f | Use coefficient for multiplier port X |
| DEC_INV | Bool | t/f | f | TODO |
| DE- | Bool | t/f | f | TODO |
| LAY_CASCADE_AY_EN | 2001 | | | 1020 |
| DE- | Bool | t/f | f | TODO |
| LAY_CASCADE_BY_EN | 2001 | | | 1020 |
| DFT_CLK_DIS | Bool | t/f | t | TODO |
| DFT ITG EN | Bool | t/f | f | TODO |
| DFT_TDF_EN | Bool | t/f | f | TODO |
| DOU- | Bool | t/f | f | TODO |
| BLE_ACC_EN | Bool | 01 | 1 | ТОВО |
| EN- ABLE0_FORCE | Bool | t/f | f | Clock 0 always enabled |
| | D = =1 | t/f | £ | |
| EN- ABLE0_INV | Bool | | f | Invert enable on clock 0 |
| EN- ABLE1_FORCE | Bool | t/f | f | Clock 1 always enabled |
| EN- ABLE1_INV | Bool | t/f | f | Invert enable on clock 1 |
| EN- ABLE2_FORCE | Bool | t/f | f | Clock 2 always enabled |
| EN- | Bool | t/f | f | Invert enable on clock 2 |
| ABLE2_INV IDI- | M | | 1 | TODO |
| REG_ACC_CTRL | Mux | • bypass • reg | bypass | ТОВО |
| IDI- | Mux | | bypass | TODO |
| REG_DEC_CTRL | With | • bypass • reg | буразз | TODO |
| IDI- | Mux | | bypass | TODO |
| REG_PRELOAD_CTRL | IVIUX | • bypass • reg | буразз | 1000 |
| IDIREG_SUB | Mux | • bypass • reg | bypass | TODO |

Table 2 – continued from previous page

| IN- REG_CTRL_AX Mux bypass reg bypass reg bypass TODO IN- REG_CTRL_AZ IN- REG_CTRL_AZ Mux bypass reg bypass TODO IN- REG_CTRL_BX Mux bypass reg bypass TODO | N.1 | | | nued from previous p | | |
|--|---------------|----------|-------|----------------------------|---------|----------------------|
| IN- REG_CTRL_AX Mux bypass reg bypass TODO IN- REG_CTRL_AZ Mux bypass reg bypass TODO IN- REG_CTRL_AZ Mux bypass reg bypass TODO IN- REG_CTRL_BX Mux bypass reg bypass TODO IN- REG_CTRL_BX Mux bypass reg bypass TODO IN- REG_CTRL_BX IN- REG_CTRL_BY Mux bypass reg bypass TODO IN- REG_CTRL_BZ Buypass IN- REG_CTRL_BZ IN- R | Name | Instance | Туре | Values | Default | Documenta- |
| REG_CTRL_AX Nux Nux | | | | | | |
| N- REG_CTRL_AY | IN- | | Mux | | bypass | TODO |
| N- REG_CTRL_AY | REG_CTRL_AX | | | • bypass | | |
| No. | | | | | | |
| REG_CTRL_AY Nux bypass reg bypass TODO | | | | 108 | | |
| REG_CTRL_AY Nux bypass reg bypass TODO | TNI | | M | | 1 | TODO |
| IN- REG_CTRL_AZ Mux bypass reg bypass reg bypass TODO IN- REG_CTRL_BX Mux bypass reg bypass reg bypass TODO IN- REG_CTRL_BY Mux bypass reg bypass TODO IN- REG_CTRL_BZ IN- REG_CTRL_BZ Mux bypass reg bypass TODO Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" bool="" bypass="" der_en="" f="" far-="" fre<="" fread-="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" mode="" mux="" oreg_ctrl="" td="" the="" tial_reconfig_en="" to="" todo="" value="" vf=""><td></td><td></td><td>Mux</td><td></td><td>bypass</td><td>1000</td></n)> | | | Mux | | bypass | 1000 |
| IN- REG_CTRL_AZ Mux • bypass • reg bypass TODO IN- REG_CTRL_BX Mux • bypass • reg bypass TODO IN- REG_CTRL_BY Mux • bypass • reg bypass TODO IN- REG_CTRL_BY Mux • bypass • reg bypass TODO Value to load in the accumulator (1< <nn) (1<<nn)="" accumulator="" activation="" bool="" bypass="" configuration="" der_en="" der_sub="" dypass="" f="" in="" ion="" load="" m18x18p36="" m18x19="" m18x19-combined="" m27x27="" m9x9="" mode="" multiplication="" mux="" onfiguration="" or="" oreg_ctrl="" pread-="" preadder="" preload_inv="" reg="" sub_inv="" td="" the="" tial_reconfig_en="" to="" todo="" todo<="" value="" vf="" •=""><td>REG_CTRL_AY</td><td></td><td></td><td></td><td></td><td></td></nn)> | REG_CTRL_AY | | | | | |
| REG_CTRL_AZ bypass reg | | | | • reg | | |
| REG_CTRL_AZ bypass reg | | | | | | |
| REG_CTRL_AZ Mux bypass reg bypass | IN- | | Mux | | bypass | TODO |
| IN- REG_CTRL_BX Mux bypass reg bypass TODO Nux REG_CTRL_BY Mux bypass reg bypass TODO Nux bypass reg bypass TODO Nux bypass reg bypass TODO Value to load in the accumulator (1< <nn) m<="" misxip="" mode="" mux="" myx="" td=""><td>REG CTRL AZ</td><td></td><td></td><td>• bypass</td><td></td><td></td></nn)> | REG CTRL AZ | | | • bypass | | |
| IN- REG_CTRL_BY Mux bypass reg bypass reg TODO IN- REG_CTRL_BZ Mux bypass reg bypass reg TODO | | | | | | |
| REG_CTRL_BX Suppass Freg Suppass TODO | | | | 105 | | |
| REG_CTRL_BX Suppass Freg Suppass TODO | INI | |) M | | 1 | TODO |
| IN- REG_CTRL_BY Mux bypass reg inh REG_CTRL_BZ IN- REG_CTRL_BZ Mux bypass reg bypass reg bypass TODO Value to load in the accumulator (1< <n) (1<<n)="" bypass="" m18x18p36="" m18x19="" m18x19-combined="" m27x27="" mode="" mux="" mysy="" oreg_ctrl="" reg="" td="" todo="" todo<=""><td></td><td></td><td>IVIUX</td><td></td><td>bypass</td><td>וטטט</td></n)> | | | IVIUX | | bypass | וטטט |
| IN- REG_CTRL_BY Mux • bypass • reg bypass TODO TODO IN- REG_CTRL_BZ LOAD_VALUE Ram 00-3f 0 Value to load in the accumulator (1< <n) mil="" mil<="" sx19="" td=""><td>KEG_CTRL_BX</td><td></td><td></td><td></td><td></td><td></td></n)> | KEG_CTRL_BX | | | | | |
| REG_CTRL_BY IN- REG_CTRL_BZ Ram O0-3f D0 Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" bypass="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" m9x9="" mode="" mux="" o="" oreg_ctrl="" prea<="" pread-="" reg="" tall_reconfig_en="" td="" the="" to="" todo="" walle="" •=""><td></td><td></td><td></td><td>• reg</td><td></td><td></td></n)> | | | | • reg | | |
| REG_CTRL_BY IN- REG_CTRL_BZ Ram O0-3f D0 Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" bypass="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" m9x9="" mode="" mux="" o="" oreg_ctrl="" prea<="" pread-="" reg="" tall_reconfig_en="" td="" the="" to="" todo="" walle="" •=""><td></td><td></td><td></td><td></td><td></td><td></td></n)> | | | | | | |
| REG_CTRL_BY IN- REG_CTRL_BZ Ram O0-3f D0 Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" bypass="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" m9x9="" mode="" mux="" o="" oreg_ctrl="" prea<="" pread-="" reg="" tall_reconfig_en="" td="" the="" to="" todo="" walle="" •=""><td>IN-</td><td></td><td>Mux</td><td></td><td>bypass</td><td>TODO</td></n)> | IN- | | Mux | | bypass | TODO |
| IN- REG_CTRL_BZ Ram O0-3f O Value to load in the accumulator (1< <n) mode="" mu<="" mux="" td=""><td>REG CTRL BY</td><td></td><td></td><td>bypass</td><td></td><td></td></n)> | REG CTRL BY | | | bypass | | |
| IN- REG_CTRL_BZ Mux bypass reg DOO-3f O Value to load in the accumulator (1< <n) (1<<n)="" bool="" configuration="" der_en="" der_sub="" f="" m18x19="" mode="" multiplication="" pread-="" preadder="" preload_inv="" straction="" sub-="" t="" td="" tial_reconfig_en="" todo="" todo<=""><td>1120_01112_21</td><td></td><td></td><td> "-</td><td></td><td></td></n)> | 1120_01112_21 | | | "- | | |
| REG_CTRL_BZ • bypass • reg LOAD_VALUE Ram O0-3f O Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" activation="" bool="" bypass="" configuration="" der_sub="" f="" fire="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" m9x9="" mode="" multiplication="" mux="" of="" oreg_ctrl="" par-="" pread-="" preader="" preload_inv="" reg="" sub="" sub_inv="" substraction="" td="" the="" tial_reconfig_en="" to="" todo="" todo<="" topical="" topo="" uff="" value="" wux="" •=""><td></td><td></td><td></td><td>ricg</td><td></td><td></td></n)> | | | | ricg | | |
| REG_CTRL_BZ • bypass • reg LOAD_VALUE Ram O0-3f O Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" activation="" bool="" bypass="" configuration="" der_sub="" f="" fire="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" m9x9="" mode="" multiplication="" mux="" of="" oreg_ctrl="" par-="" pread-="" preader="" preload_inv="" reg="" sub="" sub_inv="" substraction="" td="" the="" tial_reconfig_en="" to="" todo="" todo<="" topical="" topo="" uff="" value="" wux="" •=""><td>73.7</td><td></td><td></td><td></td><td></td><td>mon o</td></n)> | 73.7 | | | | | mon o |
| LOAD_VALUE Ram O0-3f O Value to load in the accumulator (1< <n) (1<<n)="" accumulator="" activation="" bool="" bypass="" der_en="" der_sub="" f="" in="" load="" m18x18p36="" m18x19="" m18x19_combined="" m27x27="" m9x9="" mode="" mux="" oreg_ctrl="" par-="" pread-="" preadder="" preload_inv="" reg="" substraction="" td="" the="" tial_reconfig_en="" to="" todo="" todo<="" value="" vf="" •=""><td></td><td></td><td>Mux</td><td></td><td>bypass</td><td>TODO</td></n)> | | | Mux | | bypass | TODO |
| COAD_VALUE | REG_CTRL_BZ | | | bypass | | |
| COAD_VALUE | | | | • reg | | |
| MODE | | | | | | |
| MODE | LOAD VALUE | | Ram | 00-3f | 0 | Value to load in |
| Mux | Zonz_mzez | | | 0001 | | |
| MODE Mux • m9x9 • m18x19 • m27x27 • m18x19_combined Multiplication configuration OREG_CTRL Mux • bypass • reg TODO PAR- TIAL_RECONFIG_EN Bool t/f f TODO PREAD- DER_EN Bool t/f f Preadder activation PREAD- DER_SUB Bool t/f f Preadder substraction mode PRELOAD_INV Bool t/f f TODO SUB_INV Bool t/f f TODO | | | | | | |
| OREG_CTRL Mux bypass reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN PREAD- DER_SUB PREAD- DER_SUB PRELOAD_INV Bool Vf Mux Mux bypass toniguration m18x19_combined toniguration m18x18p36 TODO | MODE | | 3.6 | | 10.10 | |
| • m18x19 • m27x27 • m18x19_combined • m18x18p36 | MODE | | Mux | | m18x19 | |
| OREG_CTRL Mux bypass reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool PREAD- DER_SUB PREAD- DER_SUB PRELOAD_INV Bool bypass reg TODO TIAL_RECONFIG_EN TODO TIAL_RECONFIG_EN TODO TIAL_RECONFIG_EN TODO TIAL_RECONFIG_EN TODO | | | | | | configuration |
| OREG_CTRL Mux bypass reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool PREAD- DER_SUB PREAD- DER_SUB PRELOAD_INV Bool Uff f TODO TIAL ### And the preader substraction mode PRELOAD_INV Bool Uff f TODO ### TODO | | | | • m18x19 | | |
| OREG_CTRL Mux bypass reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN PREAD- DER_SUB PREAD- DER_SUB PRELOAD_INV Bool bypass to to to m18x19_combined m18x18p36 bypass TODO | | | | • m27x27 | | |
| OREG_CTRL Mux bypass reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool PREAD- DER_SUB PRELOAD_INV Bool Vf F F F Bool F F F F F F F F F F F F F F F F F F | | | | • | | |
| OREG_CTRL Mux bypass reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool PREAD- DER_SUB PRELOAD_INV Bool Vf F F F Bool F F F F F F F F F F F F F F F F F F | | | | m18v10 c | ombined | |
| OREG_CTRL Mux • bypass • reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool PREAD- DER_SUB PRELOAD_INV Bool bypass • t/f f TODO TODO TIAL_RECONFIG_EN F readder activation f Preadder substraction mode TODO | | | | III10X19_C | omonica | |
| OREG_CTRL Mux • bypass • reg PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool PREAD- DER_SUB PRELOAD_INV Bool bypass • t/f f TODO TODO TIAL_RECONFIG_EN F readder activation f Preadder substraction mode TODO | | | | 10 10 2 | | |
| PAR- TIAL_RECONFIG_EN Bool PREAD- DER_EN Bool t/f f Preadder activation PREAD- DER_SUB PRELOAD_INV Bool t/f F TODO | | | | m18x18p3 | o | |
| PAR- TIAL_RECONFIG_EN Bool PREAD- DER_EN Bool t/f f Preadder activation PREAD- DER_SUB PRELOAD_INV Bool t/f F TODO | | | | | | |
| PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool t/f f f Preadder activation PREAD- DER_SUB PRELOAD_INV Bool t/f f f TODO | OREG_CTRL | | Mux | | bypass | TODO |
| PAR- TIAL_RECONFIG_EN PREAD- DER_EN Bool t/f f f Preadder activation PREAD- DER_SUB PRELOAD_INV Bool t/f f f TODO | | | | • bypass | | |
| PAR- TIAL_RECONFIG_EN Bool t/f f TODO PREAD- DER_EN Bool t/f f Preadder activation PREAD- DER_SUB PRELOAD_INV Bool t/f f TODO SUB_INV Bool t/f f TODO | | | | | | |
| TIAL_RECONFIG_EN PREAD- DER_EN Bool t/f f Preadder activation PREAD- DER_SUB Bool PRELOAD_INV Bool t/f f TODO SUB_INV Bool TIAL_RECONFIG_EN Bool t/f f TODO | | | | 8 | | |
| TIAL_RECONFIG_EN PREAD- DER_EN Bool t/f f Preadder activation PREAD- DER_SUB Bool PRELOAD_INV Bool t/f f TODO SUB_INV Bool TIAL_RECONFIG_EN Bool t/f f TODO | PAR_ | | Roo1 | t/f | f | TODO |
| PREAD- DER_ENBoolt/ffPreadder activationPREAD- DER_SUBBoolt/ffPreadder substraction modePRELOAD_INVBoolt/ffTODOSUB_INVBoolt/ffTODO | | CEN | DOOL | U1 | 1 | 1000 |
| DER_EN PREAD- DER_SUB PRELOAD_INV Bool t/f f Preadder sub- straction mode t/f f TODO SUB_INV bion f TODO | | U_EN | D 1 | . 10 | 6 | D 11 |
| PREAD- DER_SUBBoolt/ffPreadder sub- straction modePRELOAD_INVBoolt/ffTODOSUB_INVBoolt/ffTODO | | | Bool | t/t | 1 | |
| DER_SUBstraction modePRELOAD_INVBoolt/ffTODOSUB_INVBoolt/ffTODO | DER_EN | | | | | |
| DER_SUBstraction modePRELOAD_INVBoolt/ffTODOSUB_INVBoolt/ffTODO | PREAD- | | Bool | t/f | f | Preadder sub- |
| PRELOAD_INVBoolt/ffTODOSUB_INVBoolt/ffTODO | | | | | | |
| SUB_INV Bool t/f f TODO | | | Boo1 | t/f | f | |
| _ | | | | | 1 | |
| ! | 200_114 | | DOOL | U1 | | ntinues on nevt nage |

Table 2 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|----------|------|---------|---------|-------------------|
| | | | | | tion |
| SYS- | | Bool | t/f | f | TODO |
| TOLIC_REG_EN | 1 | | | | |
| COEF_A | 0-7 | Ram | 18 bits | 0 | Low 18 bits of |
| | | | | | the A multiplier |
| | | | | | coefficients |
| COEF_B | 0-7 | Ram | 18 bits | 0 | High 9 bits of A |
| | | | | | or 18 bits of B |
| | | | | | multiplier coef- |
| | | | | | ficients |
| DATA_INV | 0-11 | Ram | 000-1ff | 0 | Per-bit inversion |
| | | | | | of DATA_IN. |
| | | | | | Unconnected |
| | | | | | inputs default as |
| | | | | | 1 and should be |
| | | | | | inverted to get a |
| | | | | | 0. |

| Port Name | In- | Port bits | Route node type | Documentation |
|-----------|--------|---------------------------|-----------------|--------------------------------|
| | stance | | | |
| ACCUMU- | | | GOUT | TODO |
| LATE | | | | |
| ACLR | | 2-3 | GOUT | Asynchronous clear inputs |
| ACLR | | 0-1 | TCLK | Asynchronous clear inputs |
| CLKIN | | 3-5 | GOUT | Clock inputs |
| CLKIN | | 0-2 | TCLK | Clock inputs |
| DATAIN | 0-11 | 0-8 | GOUT | The 12 9-bit data input blocks |
| ENABLE | | 0-2 | GOUT | Clock enable inputs |
| LOADCONST | | | GOUT | TODO |
| NEGATE | | | GOUT | TODO |
| RESULT | | 0-73 | GIN | Final multiplication output |
| SUB | | | GOUT | TODO |
| UNK_IN | | 30-31, 62-63, 94-95, 126- | GOUT | TODO |
| | | 127 | | |

2.2.4 M10K

The M10K blocks provide $10240\ (256*40)$ bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

| Name | Instance | Туре | Values | Default | Documenta- |
|-------------|----------|------|--------|---------|------------|
| | | | | | tion |
| A_ADDCLR_EN | | Bool | t/f | f | TODO |
| A_DATA_FLOW | _THRU | Bool | t/f | f | TODO |

Table 3 – continued from previous page

| Name Instanc | e Type | Values | Default | Documenta- tion |
|-------------------------------|------------|--------------|---------|--------------------|
| A DATEA MIDTER | N.T. | | 40 | |
| A_DATA_WIDTH | Num | 1.0 | 40 | TODO |
| | | • 1-2 | | |
| | | • 5 | | |
| | | • 10 | | |
| | | • 20 | | |
| | | • 40 | | |
| A_DMY_PWDWN | Ram | 0-f | 6 | TODO |
| A_FAST_READ | Bool | t/f | f | TODO |
| A_FAST_WRITE | Mux | | off | TODO |
| | | • off | | |
| | | • fast | | |
| | | • slow | | |
| | | | | |
| A_OUTCLR_EN | Mux | | off | TODO |
| | | • off | | |
| | | • reg | | |
| | | • lat | | |
| A_OUTEN_DELAY | Ram | 0-7 | 1 | TODO |
| A_OUTEN_PUL\$E | Ram | 0-3 | 3 | TODO |
| A_OUTPUT_SEL | Mux | | async | TODO |
| | | • async | | |
| | | • reg | | |
| A CAEN DELAY | | 0.7 | | TODO |
| A_SAEN_DELAY | Ram | 0-7 | 0 | TODO |
| A_SA_WREN_DELAY | Ram | 0-3 0-3 | 0 | TODO TODO |
| A_WL_DELAY | Ram Ram | 0-3 00-1f | 06 | TODO |
| A_WR_TIMER_PULSE BIST_MODE | Bool | t/f | f | TODO |
| BOT_1_ADDCLR_SEL | Num | V1 | 0 | TODO |
| BO1_1_ADDCLK_SEL | Num | • 0-1 | 0 | 1000 |
| | | • 0-1 | | |
| BOT_1_CORECLK_SEL | Num | | 0 | TODO |
| | 1 (0111 | • 0-1 | | 1020 |
| | | | | |
| BOT_1_INCLK_\$EL | Num | | 0 | TODO |
| | | • 0-1 | | |
| | | | | |
| BOT_1_OUTCLK_SEL | Num | | 0 | TODO |
| | | • 0-1 | | |
| DOE 1 OFFICE & CE. | | | | TOPO |
| BOT_1_OUTCLR_SEL | Num | 0.1 | 0 | TODO |
| | | • 0-1 | | |
| BOT_CE0_INV | Bool | t/f | f | TODO |
| BOT_CE0_SEL | Num | | 0 | TODO |
| | | • 0-1 | | |
| | | 1 | | |

Table 3 – continued from previous page

| Name | Instance | Type Type | Values | Default | Documenta- |
|--------------|-----------|-----------|--------------------------------------|---------|------------------|
| | IIIStance | | | | tion |
| BOT_CE1_INV | | Bool | t/f | f | TODO |
| BOT_CE1_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CLK_INV | | Bool | t/f | f | TODO |
| BOT_CLK_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CLR_INV | | Bool | t/f | f | TODO |
| BOT_CLR_SEL | | Num | • 0-1 | 0 | TODO |
| BOT_CORECLK | SEL | Num | • 0-2 | 0 | TODO |
| BOT_INCLK_SE | EL. | Num | • 0-2 | 0 | TODO |
| BOT_OUTCLK_ | SEL | Num | • 0-1 | 0 | TODO |
| BOT_R_INV | | Bool | t/f | f | TODO |
| BOT_R_SEL | | Num | • 0-2 | 0 | TODO |
| BOT_W_INV | | Bool | t/f | f | TODO |
| BOT_W_SEL | | Num | • 0-2 | 0 | TODO |
| B_ADDCLR_EN | I | Bool | t/f | f | TODO |
| B_DATA_FLOW | | Bool | t/f | f | TODO |
| B_DATA_WIDT | | Num | • 1-2 • 5 • 10 • 20 • 40 | 1 | TODO |
| B_DMY_DELAY | | Ram | 0-3 | 1 | TODO |
| B_DMY_DELAY | | Ram | 0-3 | 1 | TODO |
| B_DMY_PWDW | | Ram | 0-f | 6 | TODO |
| B_FAST_READ | | Bool | t/f | f | TODO |
| B_FAST_WRITE | | Mux | • off • fast • slow | off | TODO |
| | | | | | ioc on novt page |

Table 3 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|----------------------------|----------|---------------|-------------------------------------|---------|------------|
| D OTTOGED EX | | 24 | | g | tion |
| B_OUTCLR_EN | | Mux | or. | off | TODO |
| | | | • off | | |
| | | | • reg | | |
| | | | • lat | | |
| B_OUTEN_DEL | AY | Ram | 0-7 | 1 | TODO |
| B_OUTEN_PULS | | Ram | 0-3 | 3 | TODO |
| B OUTPUT SEL | | Mux | | async | TODO |
| _ | | | asyncreg | | |
| B_SAEN_DELAY | 7 | Ram | 0-7 | 0 | TODO |
| B_SA_WREN_D | | Ram | 0-3 | 0 | TODO |
| B_WL_DELAY | LLN1 | Ram | 0-3 | 1 | TODO |
| B_WR_TIMER_F | PHI SE | Ram | 0-3 00-1f | 06 | TODO |
| DIS- | OLOL | Bool | t/f | t | TODO |
| ABLE_UNUSED | | Bool | V1 | · | 1000 |
| ITG_LFSR | | Bool | t/f | f | TODO |
| PACK_MODE | | Bool | t/f | f | TODO |
| PR_EN | | Bool | t/f | f | TODO |
| TDF_ATPG | | Bool | t/f | f | TODO |
| TEST_MODE_O | FF | Bool | t/f | t | TODO |
| TOP_ADDCLR_S | | Num | | 0 | TODO |
| | | | • 0-1 | | |
| TOP_CE0_INV | | Bool | t/f | f | TODO |
| TOP_CE0_SEL | | Num | | 0 | TODO |
| | | | • 0-1 | | |
| TOP_CE1_INV | | Bool | t/f | f | TODO |
| TOP_CE1_SEL | | Num | | 0 | TODO |
| | | | • 0-1 | | |
| TOP_CLK_INV | | Bool | t/f | f | TODO |
| TOP_CLK_SEL | | Num | | 0 | TODO |
| | | | • 0-1 | | |
| | | + | t/f | f | TODO |
| TOP_CLR_INV | | Bool | U1 | | |
| TOP_CLR_INV TOP_CLR_SEL | | Bool Num | U1 | 0 | TODO |
| | | | • 0-1 | 0 | TODO |
| | SEL | | | 0 | TODO |
| TOP_CLR_SEL | _SEL | Num | | | |
| TOP_CLR_SEL TOP_CORECLK | | Num | • 0-1 | | |
| TOP_CLR_SEL | | Num | • 0-1 | 0 | TODO |

Table 3 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|----------|------|---------|---------|------------|
| | | | | | tion |
| TOP_OUTCLK_ | \$EL | Num | | 0 | TODO |
| | | | • 0-1 | | |
| | | | | | |
| TOP_OUTCLR_ | \$EL | Num | | 0 | TODO |
| | | | • 0-1 | | |
| TOD D DIL | | D 1 | | 6 | TODO |
| TOP_R_INV | | Bool | t/f | f | TODO |
| TOP_R_SEL | | Num | | 0 | TODO |
| | | | • 0-2 | | |
| | | | | | |
| TOP_W_INV | | Bool | t/f | f | TODO |
| TOP_W_SEL | | Num | | 0 | TODO |
| | | | • 0-2 | | |
| | | | | | |
| TRUE_DUAL_PO | ORT . | Bool | t/f | f | TODO |
| RAM | 0-255 | Ram | 40 bits | 0 | TODO |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------|----------|-----------|-----------------|--|
| ACLR | | 0-1 | GOUT | Asynchronous clear |
| ADDRA | | 0-11 | GOUT | Address for port A |
| ADDRB | | 0-11 | GOUT | Address for port B |
| ADDRSTALLA | | | GOUT | Lock address on port A |
| ADDRSTALLB | | | GOUT | Lock address on port B |
| BYTEENABLEA | | 0-1 | GOUT | Write enables for the two halves of port A |
| BYTEENABLEB | | 0-1 | GOUT | Write enables for the two halves of port B |
| CLKIN | | 6-7 | GOUT | Clock inputs, only 0-1 and 6-7 used |
| CLKIN | | 0-5 | TCLK | Clock inputs, only 0-1 and 6-7 used |
| DATAAIN | | 0-19 | GOUT | Input data for port A |
| DATAAOUT | | 0-19 | GIN | Output data for port A |
| DATABIN | | 0-19 | GOUT | Input data for port B |
| DATABOUT | | 0-19 | GIN | Output data for port A |
| ENABLE | | 0-3 | GOUT | Clock enables |
| RDEN | | 0-1 | GOUT | Read enables |
| WREN | | 0-1 | GOUT | Write enables |

2.3 Peripheral logic blocks

2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

| Name | Instance | Туре | Values | Default | Documenta- |
|-------------------------|----------------------|------|---|----------|------------|
| IOCSR_STD | 0-3 | Mux | nvr_highnvr_lowvrdis | nvr_high | TODO |
| OUT- | 0-3 YCLE_DELAY_FA | Bool | t/f | f | TODO |
| OUT- | 0-3 YCLE_DELAY_PS | Num | • 0 • 50 • 100 • 150 | 0 | TODO |
| OUT- | 0-3 YCLE_DELAY_R | Bool | t/f | f | TODO |
| PLL_SELECT | 0-3 | Mux | • codin • pll | codin | TODO |
| SLEW_RATE_S | SI CONS | Bool | t/f | f | TODO |
| TERMINA- TION_CONTRO | 0-3 | Mux | • regio • rupdn | regio | TODO |
| TERMINA- TION_CONTRO | 0-3 OL SHIFT | Bool | t/f | f | TODO |
| TERMINA- TION_MODE | 0-3 | Mux | pds rs_static rt_pds_dyn rt_rs_dyna rt_static | | TODO |
| USE_BUS_HOL | LD 0-3 | Bool | t/f | f | TODO |
| USE_OPEN_DR | | Bool | t/f | f | TODO |
| USE_PCI_DIOD | | Bool | t/f | f | TODO |
| USE_WEAK_PU | | Bool | t/f | | TODO |
| DRIVE_STREN | GT0H3 | Mux | • off • prog_gnd • prog_pwr • lvds_1r • lvds_3r • v3p0_pci_ • v3p0_lvttl | _4ma | TODO |
| | | | v3p0_lvttl | | |
| 2.3. Peripheral | logic blocks | | v3p0_lvttl_ v3p3_lvttl_ | | 23 |
| | | | v3n0 lyen | nos 4ma | |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| ACLR | 0-3 | | GOUT | TODO |
| BSLIPMAX | 0-3 | | GIN | TODO |
| CEIN | 0-3 | | GOUT | TODO |
| CEOUT | 0-3 | | GOUT | TODO |
| CLKIN_IN | 0-3 | 0-1 | DCMUX | TODO |
| CLKIN_OUT | 0-3 | 0-1 | DCMUX | TODO |
| DATAIN | 0-3 | 0-3 | GOUT | TODO |
| DATAOUT | 0-3 | 0-4 | GIN | TODO |
| OEIN | 0-3 | 0-1 | GOUT | TODO |
| SCLR | 0-3 | | GOUT | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-----------------------|---|
| ACLR | 0-3 | | < | HMC:PHYDDIOADDRACLR | TODO |
| ACLR | 1 | | < | HMC:PHYDDIOBAACLR | TODO |
| ACLR | 2 | | < | HMC:PHYDDIOCASNACLR | TODO |
| ACLR | 2-3 | | < | HMC:PHYDDIOCKEACLR | TODO |
| ACLR | 0-1 | | < | HMC:PHYDDIOCSNACLR | TODO |
| ACLR | 2-3 | | < | HMC:PHYDDIOODTACLR | TODO |
| ACLR | 3 | | < | HMC:PHYDDIORASNACLR | TODO |
| ACLR | 2 | | < | HMC:PHYDDIORESETNACLR | TODO |
| ACLR | 2 | | < | HMC:PHYDDIOWENACLR | TODO |
| COMBOUT | 0 | | > | CMUXCR:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXCR:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXHG:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXHG:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXHR:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXHR:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXVG:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXVG:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | CMUXVR:CLKPIN | Raising-edge clock pin to clock mux |
| COMBOUT | 1 | | > | CMUXVR:NCLKPIN | Falling-edge clock pin to clock mux |
| COMBOUT | 0 | | > | FPLL:CLKIN | Raising-edge or differential clock pin to pll |
| COMBOUT | 2 | | > | FPLL:ZDB_IN | Zero-delay buffer pin to pll |
| DATAIN | 0-3 | 0-3 | < | HMC:PHYDDIOADDRDOUT | TODO |
| DATAIN | 0-2 | 0-3 | < | HMC:PHYDDIOBADOUT | TODO |
| DATAIN | 2 | 0-3 | < | HMC:PHYDDIOCASNDOUT | TODO |
| DATAIN | 0 | 0-3 | < | HMC:PHYDDIOCKDOUT | TODO |
| DATAIN | 2-3 | 0-3 | < | HMC:PHYDDIOCKEDOUT | TODO |
| DATAIN | 1 | 0-3 | < | HMC:PHYDDIOCKNDOUT | TODO |
| DATAIN | 0-1 | 0-3 | < | HMC:PHYDDIOCSNDOUT | TODO |
| DATAIN | 2 | 0-3 | < | HMC:PHYDDIODMDOUT | TODO |
| DATAIN | 0-3 | 0-3 | < | HMC:PHYDDIODQDOUT | TODO |
| DATAIN | 1 | 0-3 | < | HMC:PHYDDIODQSBDOUT | TODO |
| DATAIN | 0 | 0-3 | < | HMC:PHYDDIODQSDOUT | TODO |
| DATAIN | 2-3 | 0-3 | < | HMC:PHYDDIOODTDOUT | TODO |
| DATAIN | 3 | 0-3 | < | HMC:PHYDDIORASNDOUT | TODO |
| DATAIN | 2 | 0-3 | < | HMC:PHYDDIORESETNDOUT | TODO |
| DATAIN | 2 | 0-3 | < | HMC:PHYDDIOWENDOUT | TODO |
| DATAOUT | 0-3 | 0-3 | > | HMC:DDIOPHYDQDIN | TODO |

Table 4 – continued from previous page

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------------|---------------|
| OEIN | 0-3 | 0-1 | < | HMC:PHYDDIODQOE | TODO |
| OEIN | 1 | 0-1 | < | HMC:PHYDDIODQSBOE | TODO |
| OEIN | 0 | 0-1 | < | HMC:PHYDDIODQSOE | TODO |
| PLLDIN | 3 | | < | FPLL:EXTCLK | TODO |

2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

| Name | Instance | Туре | Values | Default | Documenta- tion |
|---------------------|----------------|-----------------|--|-----------|--------------------|
| ADDR DOC DE | LAY_CHAIN_LEN | TOTELL. | 0-3 | 0 | TODO |
| | LAY_CHAIN_LEN | | 0-3 | | |
| DE- LAY_CHAIN_CO | NTROL_INPUT | Mux | • dll1in • dll2in • core_in • sel_0 | dll1in | TODO |
| DE- | | Bool | t/f | f | TODO |
| | TCHES_BYPASS | | , , , | | |
| | NOVRD_REG_EN | Bool | t/f | f | TODO |
| | NOVRD_TDF_EN | Bool | t/f | f | TODO |
| DQS_BUS_WID | | Num | | 8 | TODO |
| | | | • 0 • 8 • 16 • 32 | | |
| DQS_DELAY_C | HAIN_PWDOWN_ | DBTo_DEF_DIS | t/f | t | TODO |
| DQS_DELAY_C | HAIN_PWDOWN_ | DBSolDEF_DIS | t/f | f | TODO |
| DQS_DELAY_C | HAIN_RB_ADDI_I | E NB ool | t/f | f | TODO |
| DQS_DELAY_C | HAIN_RB_CO | Ram | 0-3 | 3 | TODO |
| DQS_DELAY_C | HAIN_TWO_DLY_ | E B lool | t/f | t | TODO |
| DQS_ENABLE_S | \$EL | Mux | combi_pst pst pst ht_pst pst_ena | combi_pst | TODO |
| DQS_PHASE_TI | ANSFER_NEG_E | NBool | t/f | f | TODO |
| DQS_POSTAMB | | Bool | t/f | f | TODO |
| DQS_POSTAMB | LE_NEJ_SEL | Mux | • cff • ip_sc | cff | TODO |
| | ı | l | I. | | loo on poyt pogo |

Table 5 – continued from previous page

| | | ole 5 – continued | I from previous pa | • | |
|---------------|---------------|-------------------|-------------------------------|------------|--------------------|
| Name | Instance | Туре | Values | Default | Documenta- tion |
| DQS_PWR_SVG | EN | Bool | t/f | t | TODO |
| HR_CLK_PST_II | | Bool | t/f | t | TODO |
| HR_CLK_PST_S | | Mux | UI | seq_hr_clk | TODO |
| IIK_CLK_ISI_S | LL | WIUX | | scq_m_cik | 1000 |
| | | | dqs_clkout | | |
| | | | uqs_cikout | | |
| | | | sag br alls | | |
| | | | seq_hr_clk | | |
| DCT DOC CLV | INV_PHASE_INV | Dool | t/f | f | TODO |
| | | | V1 | cff | TODO |
| PSI_DQS_CLK_ | INV_PHASE_SEL | Mux | | CII | 1000 |
| | | | • cff | | |
| | | | • ip_sc | | |
| DCT DOC DELA | V CHAIN LENCT | CIII) ama | 0-3 | 0 | TODO |
| PST_USE_PHAS | Y_CHAIN_LENG | Bool | t/f | f | TODO |
| | | | | | |
| RBT_BYPASS_V | | Ram | 0-1 | 0 | TODO |
| RBT_NEJ_OCT_ | . – . | Bool | t/f | f | TODO |
| RB_2X_CLK_DC | _ | Bool | t/f | f | TODO |
| RB_2X_CLK_DC | _ | Bool | t/f | f | TODO |
| RB_2X_CLK_OC | | Bool | t/f | f | TODO |
| RB_2X_CLK_OC | | Bool | t/f | f | TODO |
| RB_ACLR_LFIF | | Bool | t/f | f | TODO |
| RB_ACLR_PST_ | | Bool | t/f | f | TODO |
| RB_BYP_OCT_S | EL | Mux | | bypass_val | TODO |
| | | | • combi | | |
| | | | • reg | | |
| | | | • reg_2x | | |
| | | | • by- | | |
| | | | pass_val | | |
| | | | | | |
| RB_CLK_AC_EN | | Bool | t/f | f | TODO |
| RB_CLK_AC_IN | | Bool | t/f | t | TODO |
| RB_CLK_DQ_E | | Bool | t/f | f | TODO |
| RB_CLK_HR_E | | Bool | t/f | f | TODO |
| RB_CLK_OP_EN | 1 | Bool | t/f | f | TODO |
| RB_CLK_OP_SE | L | Mux | | clk0 | TODO |
| | | | • clk0 | | |
| | | | delay_clk | | |
| | | | | | |
| RB_CLK_PST_E | | Bool | t/f | f | TODO |
| RB_FIFO_WEN_ | | Bool | t/f | f | TODO |
| RB_FR_CLK_OC | | Bool | t/f | f | TODO |
| RB_FR_CLK_OC | T_INV | Bool | t/f | f | TODO |
| RB_FR_CLK_OC | T_SEL | Mux | | clk_out_1 | TODO |
| | | | • clk_out_1 | | |
| | | | • | | |
| | | | seq_hr_clk | | |
| | | | | | |
| RB_HR_BYPASS | _CFF_EN | Bool | t/f | t | TODO |
| - | | | | | ies on poyt page |

Table 5 – continued from previous page

| Name Instance | Type | d from previous pa | Default | Documenta- |
|--------------------------|------|--------------------|-----------|------------|
| Traine motarioe | Type | Values | Boldan | tion |
| RB_HR_BYPASS_SEL_IPEN | Mux | | cff | TODO |
| RD_INC_DITAGO_SED_II E.V | With | • cff | | 1000 |
| | | • ip_sc | | |
| | | 1p_sc | | |
| RB_HR_CLK_OCT_EN | Bool | t/f | f | TODO |
| RB_HR_CLK_OCT_INV | Bool | t/f | f | TODO |
| RB_HR_CLK_OCT_SEL | Mux | | clk_out_1 | TODO |
| | | • clk_out_1 | | |
| | | • | | |
| | | seq_hr_clk | | |
| | | | | |
| RB_LFIFO | Ram | 32 bits | 0 | TODO |
| RB_LFIFO_BYPASS | Bool | t/f | t | TODO |
| RB_LFIFO_OCT_EN | Bool | t/f | t | TODO |
| RB_LFIFO_PHY_CLK_INV | Bool | t/f | f | TODO |
| RB_LFIFO_PHY_CLK_SEL | Ram | 0-1 | 0 | TODO |
| RB_T11_GATING_SEL_CFF | Ram | 00-1f | 0 | TODO |
| RB_T11_GATING_SEL_IPEN | Mux | | cff | TODO |
| | | • cff | | |
| | | • ip_sc | | |
| | | | | |
| RB_T11_UNGATING_SEL_CFF | Ram | 00-1f | 0 | TODO |
| RB_T11_UNGATING_SEL_IPEN | Mux | | cff | TODO |
| | | • cff | | |
| | | • ip_sc | | |
| | | | | |
| RB_T7_DQS_SEL_DQS_IPEN | Mux | | cff | TODO |
| | | • cff | | |
| | | • ip_sc | | |
| | | | | |
| RB_T7_SEL_IREG_CFF_DELAY | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_OCT_CFF | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_OCT_IPEN | Mux | | cff | TODO |
| | | • cff | | |
| | | • ip_sc | | |
| | | 10 | | |
| RB_VFIFO_EN | Bool | t/f | f | TODO |
| RDFT_ITG_XOR_EN | Bool | t/f | f | TODO |
| RX- | Ram | 0-1 | 0 | TODO |
| CLK_01_SEL | | | | |
| RX- | Ram | 0-1 | 0 | TODO |
| CLK_45_SEL | | | | |
| RX- | Ram | 0-1 | 0 | TODO |
| CLK_89_SEL | | | | |
| | _ | | L () | TODO |
| RX- | Ram | 0-1 | 0 | TODO |
| RX- CLK_CD_SEL | | | | |
| RX- | Ram | 0-1 | 0 | TODO |

Table 5 – continued from previous page

| | | | d from previous pa | • | T |
|-------------------|----------|------|---|--------------|--------------------|
| Name | Instance | Туре | Values | Default | Documenta- tion |
| TX- | | Ram | 0-1 | 0 | TODO |
| CLK_67_SEL | | - | 0.1 | | mono |
| TX- CLK_AB_SEL | | Ram | 0-1 | 0 | TODO |
| TX- | | Ram | 0-1 | 0 | TODO |
| CLK_EF_SEL | | | | | 1020 |
| UP- | | Mux | | sel1 | TODO |
| DATE_ENABLE_ | INPUT | | • sel1 • sel2 • core • sel0 | | |
| BITSLIP_CFG | 0-15 | Num | • 1-11 | 1 | TODO |
| CE_OEREG_TIE | | Bool | t/f | f | TODO |
| CE_OUTREG_TI | EOFF_EN | Bool | t/f | f | TODO |
| DDIO_OE_EN | 0-15 | Bool | t/f | f | TODO |
| DQS_CLK_SEL | 0-15 | Mux | | clkout0 | TODO |
| | | | clkout0dq_clkdqs_clkaddr_clk | | |
| FIFO_MODE_SE | L0-15 | Mux | • fifo_hr_mo | fifo_hr_mode | TODO |
| | | | fifo_fr_mode | de | |
| | | | des_bs_inp des_io_inp | ut | |
| | | | ser_output | | |
| FIFO_RCLK_IPE | N0-15 | Mux | • cff | cff | TODO |
| | | | • ip_sc | | |
| FIFO_RCLK_SEI | L 0-15 | Mux | • clkin1 • dqs_clk • seq_hr_clk • vcc | vcc | TODO |
| | | | ,,,, | | ues on poyt page |

Table 5 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|----------|------|--------------|------------|------------|
| | | | | | tion |
| IN- | 0-15 | Bool | t/f | f | TODO |
| PUT_PATH_CE_ | | | | | |
| IN- | 0-15 | Mux | | sel_bypass | TODO |
| PUT_REG0_SEL | | | • | | |
| | | | sel_bypass | | |
| | | | • | | |
| | | | sel_group_t | fifo0 | |
| | | | • | | |
| | | | sel_cdatam: | xin0 | |
| | | | • | | |
| | | | sel_cdatam: | x1n5 | |
| DY | 0.17 | 3.6 | | 1.1 | TODO |
| IN- | 0-15 | Mux | | sel_bypass | TODO |
| PUT_REG1_SEL | | | sal bymass | | |
| | | | sel_bypass | | |
| | | | sel_group_t | fifo1 | |
| | | | sci_group_i | | |
| | | | sel_cdatam: | vin1 | |
| | | | • | | |
| | | | sel_cdatam: | xin6 | |
| | | | 301_00000000 | | |
| IN- | 0-15 | Mux | | sel_bypass | TODO |
| PUT_REG2_SEL | | | • | _ 71 | |
| | | | sel_bypass | | |
| | | | • | | |
| | | | sel_group_t | fifo2 | |
| | | | • | | |
| | | | sel_cdatam: | xin2 | |
| | | | • | | |
| | | | sel_cdatam: | xin7 | |
| | | | | | |
| IN- | 0-15 | Mux | | sel_bypass | TODO |
| PUT_REG3_SEL | | | • | | |
| | | | sel_bypass | | |
| | | | • | C C - 2 | |
| | | | sel_group_t | 1103 | |
| | | | gg1 adat= | rin2 | |
| | | | sel_cdatam: | XIIIS | |
| | | | sel_cdatam: | ving | |
| | | | SCI_CUATAIII | A1110 | |
| | | | | | |

Table 5 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- tion |
|---------------------|--------------------|------|--|---------------|--------------------|
| IN- PUT_REG4_SEL | 0-15 | Mux | • | sel_bypass | TODO |
| 101_111101_012 | | | sel_bypass | | |
| | | | sel_locked_ | dpa | |
| | | | sel_cdatam | xin4 | |
| | | | sel_cdatam | xin9 | |
| IN- | 0-15 | Ram | 0-1 | 0 | TODO |
| REG_POWER_U | | D 1 | | C | TODO |
| IN- REG_SCLR_EN | 0-15 | Bool | t/f | f | TODO |
| IN- REG_SCLR_VAI | | Ram | 0-1 | 0 | TODO |
| IOREG_PWR_SV | (G)_E5N | Bool | t/f | t | TODO |
| IP_SC_OR_FIFO | _SDE1.5 | Mux | • cff • ip_sc | cff | TODO |
| IR_FIFO_RCLK_ | | Bool | t/f | f | TODO |
| IR_FIFO_TCLK_ | | Bool | t/f | f | TODO |
| OEREG_ACLR_I | | Bool | t/f | f | TODO |
| OEREG_CLK_IN | | Bool | t/f | f | TODO |
| OEREG_HR_CLI | | Bool | t/f | f | TODO |
| OEREG_OUTPU | T <u>o</u> seal | Mux | • sel_oe0 • sel_1x • sel_1x_del • sel_2x | sel_oe0 ay | TODO |
| OEREG_POWER | _ UR 5STATE | Ram | 0-1 | 0 | TODO |
| OEREG_SCLR_I | | Ram | 0-1 | 0 | TODO |
| OEREG_SCLR_E | | Bool | t/f | f | TODO |
| OE_2X_CLK_EN | 0-15 | Bool | t/f | f | TODO |
| OE_2X_CLK_IN | V0-15 | Bool | t/f | f | TODO |
| OE_HALF_RATE | E_ BYP ASS | Bool | t/f | t | TODO |
| OE_HALF_RATE | E_0PI5N | Mux | • cff • ip_sc | cff | TODO |
| OUT- REG_MODE_SE | 0-15 L | Mux | • sdr • ddr | sdr | TODO |

Table 5 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------------|------------------------|--------|----------------|-------------|------------|
| OUT | 0.15 | M | | 1 | tion |
| OUT- | 0-15 | Mux | | sel_iodout0 | TODO |
| REG_OUTPUT_ | SEL | | 1 1 1 10 | | |
| | | | sel_iodout0 | | |
| | | | • sel_sdr | | |
| | | | • | | |
| | | | sel_sdr_del | ay | |
| | | | • sel_2xff | | |
| OUT- | 0-15 | Ram | 0-1 | 0 | TODO |
| REG_POWER_U | P_STATE | | | | |
| OUT- | 0-15 | Bool | t/f | f | TODO |
| REG_SCLR_EN | | | | | |
| OUT- | 0-15 | Ram | 0-1 | 0 | TODO |
| REG_SCLR_VA | L | | | | |
| RBE_HRATE_C | | Mux | | clkout1 | TODO |
| _ _ | | | • clkout1 | | |
| | | | • hr_clk | | |
| | | | | | |
| RBOE_LVL_FR_ | C 0.K 5EN | Bool | t/f | f | TODO |
| RBOE_LVL_FR_ | COAK5INV | Bool | t/f | f | TODO |
| RB FIFO WCLI | C OE:N\5 | Bool | t/f | f | TODO |
| RB_FIFO_WCLI | | Bool | t/f | f | TODO |
| RB_FIFO_WCLI | | Mux | | clkin0 | TODO |
| | | | • clkin0 | | |
| | | | • dqs_bus | | |
| | | | | | |
| RB_IREG_T1T1 | BOYPASS EN | Bool | t/f | f | TODO |
| RB_OEO_INV | 0-15 | Bool | t/f | t | TODO |
| | CO_CFF_DELAY | Ram | 00-1f | 0 | TODO |
| RB_T1_SEL_IRI | | Mux | 00 11 | cff | TODO |
| | - S_mc2: \ | 1,10,1 | • cff | | 1020 |
| | | | • ip_sc | | |
| | | | 1P_5C | | |
| RB T9 SEL ER | | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_ER | | Mux | | cff | TODO |
| KD_17_5EE_EK | | 111471 | • cff | | 1020 |
| | | | • ip_sc | | |
| | | | -P-50 | | |
| RB T9 SEL OR | E G-15 FF DELAY | Ram | 00-1f | 0 | TODO |
| RB_T9_SEL_OR | | Mux | 00 11 | cff | TODO |
| | | 1114/ | • cff | J11 | 1000 |
| | | | • ip_sc | | |
| | | | ip_sc | | |
| SET_T3_FOR_C | DATASOIN | Ram | 0-7 | 0 | TODO |
| SET_T3_FOR_C | | Ram | 0-7 | 0 | TODO |
| TX- | 0-15 | Mux | | txout | TODO |
| 1 / 3 | | 1,107 | | iAout | 1000 |
| | | | • [Y/\lili | | |
| OUT_FCLK_SE | L | | • txout • fclk | | |

Table 5 – continued from previous page

| <u> </u> | | | | | |
|--------------|---------------|------|--------|---------|------------|
| Name | Instance | Type | Values | Default | Documenta- |
| | | | | | tion |
| USE_CLR_INRE | G <u>0</u> HN | Bool | t/f | f | TODO |
| USE_CLR_OUTI | REGI_EN | Bool | t/f | f | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------|---------------|
| | | | < | HMC | TODO |

2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

| Name | Instance | Туре | Values | Default | Documentation |
|---------------------------|----------|------|--------|---------|---------------|
| ATB | | Ram | 0-f | 0 | TODO |
| AUTO_CLK_SW_EN | | Bool | t/f | f | TODO |
| BWCTRL | | Ram | 0-f | 4 | TODO |
| C0_COUT_EN | | Bool | t/f | f | TODO |
| C0_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C1_COUT_EN | | Bool | t/f | f | TODO |
| C1_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C2_COUT_EN | | Bool | t/f | f | TODO |
| C2_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C3_COUT_EN | | Bool | t/f | f | TODO |
| C3_EXTCLK_DLLOUT_EN | | Bool | t/f | f | TODO |
| C4_COUT_EN | | Bool | t/f | f | TODO |
| C5_COUT_EN | | Bool | t/f | f | TODO |
| C6_COUT_EN | | Bool | t/f | f | TODO |
| C7_COUT_EN | | Bool | t/f | f | TODO |
| C8_COUT_EN | | Bool | t/f | f | TODO |
| CLKIN_0_SRC | | Ram | 0-f | 2 | TODO |
| CLKIN_1_SRC | | Ram | 0-f | 3 | TODO |
| CLK_LOSS_EDGE | | Ram | 0-1 | 0 | TODO |
| CLK_LOSS_SW_EN | | Bool | t/f | f | TODO |
| CLK_SW_DELAY | | Ram | 0-7 | 0 | TODO |
| CMP_BUF_DELAY | | Ram | 0-7 | 0 | TODO |
| CP_COMP | | Bool | t/f | f | TODO |
| CP_CURRENT | | Ram | 0-7 | 2 | TODO |
| CTRL_OVERRIDE_SETTING | | Bool | t/f | t | TODO |
| DLL_SRC | | Ram | 00-1f | 1c | TODO |
| DPADIV_VCOPH_DIV | | Ram | 0-3 | 0 | TODO |
| DPRIO0_BASE_ADDR | | Ram | 00-3f | 0 | TODO |
| DPRIO_DPS_ATPGMODE_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_CLK_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_CSR_TEST_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_ECN_MUX | | Ram | 0-1 | 0 | TODO |
| DPRIO_DPS_RESERVED_INVERT | | Bool | t/f | f | TODO |
| DPRIO_DPS_RST_N_INVERT | | Bool | t/f | f | TODO |

Table 6 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---|----------|------|---------|---------|---------------|
| DPRIO_DPS_SCANEN_INVERT | mstance | Bool | t/f | f | TODO |
| DSM DITHER | | Ram | 0-3 | 0 | TODO |
| DSM_OUT_SEL | | Ram | 0-3 | 0 | TODO |
| DSM RESET | | Bool | t/f | f | TODO |
| ECN BYPASS | | Bool | t/f | f | TODO |
| ECN_ETPASS ECN TEST EN | | Bool | t/f | f | TODO |
| FBCLK_MUX_1 | | Ram | 0-3 | 0 | TODO |
| | | | 0-3 | 0 | TODO |
| FBCLK_MUX_2 FORCELOCK | | Ram | t/f | f | |
| | | Bool | | | TODO |
| FPLL_ENABLE | | Bool | t/f | f | TODO |
| FRACTIONAL_CARRY_OUT | | Ram | 0-3 | 3 | TODO |
| FRACTIONAL_DIVISION_SETTING | | Ram | 32 bits | 0 | TODO |
| FRACTIONAL_VALUE_READY | | Bool | t/f | t | TODO |
| LF_TESTEN | | Bool | t/f | f | TODO |
| LOCK_FILTER_CFG_SETTING | | Ram | 000-fff | 001 | TODO |
| LOCK_FILTER_TEST | | Bool | t/f | f | TODO |
| MANUAL_CLK_SW_EN | | Bool | t/f | f | TODO |
| M_CNT_BYPASS_EN | | Bool | t/f | f | TODO |
| M_CNT_COARSE_DELAY | | Ram | 0-7 | 0 | TODO |
| M_CNT_FINE_DELAY | | Ram | 0-3 | 0 | TODO |
| M_CNT_HI_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| M_CNT_IN_SRC | | Ram | 0-3 | 0 | TODO |
| M_CNT_LO_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| M_CNT_LO_PRESET_SETTING | | Ram | 00-ff | 01 | TODO |
| M_CNT_ODD_DIV_DUTY_EN | | Bool | t/f | f | TODO |
| M_CNT_PH_MUX_PRESET_SETTING | | Ram | 0-7 | 0 | TODO |
| NREVERT_INVERT | | Bool | t/f | f | TODO |
| N_CNT_BYPASS_EN | | Bool | t/f | f | TODO |
| N_CNT_COARSE_DELAY | | Ram | 0-7 | 0 | TODO |
| N_CNT_FINE_DELAY | | Ram | 0-3 | 0 | TODO |
| N_CNT_HI_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| N_CNT_LO_DIV_SETTING | | Ram | 00-ff | 01 | TODO |
| N_CNT_ODD_DIV_DUTY_EN | | Bool | t/f | f | TODO |
| PL_AUX_ATB | | Bool | t/f | f | TODO |
| PL_AUX_ATB_COMP_MINUS | | Bool | t/f | f | TODO |
| PL_AUX_ATB_COMP_PLUS | | Bool | t/f | f | TODO |
| PL_AUX_ATB_EN0 | | Bool | t/f | f | TODO |
| PL_AUX_ATB_EN0_PRECOMP | | Bool | t/f | f | TODO |
| PL AUX ATB EN1 | | Bool | t/f | f | TODO |
| PL_AUX_ATB_EN1_PRECOMP | | Bool | t/f | f | TODO |
| PL_AUX_ATB_MODE | | Ram | 00-1f | 0 | TODO |
| PL_AUX_BG_KICKSTART | | Bool | t/f | f | TODO |
| PL_AUX_BG_POWERDOWN | | Bool | t/f | f | TODO |
| PL AUX BYPASS MODE CTRL CURRENT | | Bool | t/f | f | TODO |
| PL_AUX_BYPASS_MODE_CTRL_VOLTAGE | | Bool | t/f | f | TODO |
| PL_AUX_COMP_POWERDOWN | | Bool | t/f | f | TODO |
| PL_AUX_COMP_POWERDOWN PL_AUX_VBGMON_POWERDOWN | | | t/f | f | TODO |
| | | Bool | t/f | f | |
| PM_AUX_CAL_CLK_TEST_SEL | | Bool | t/f | f | TODO TODO |
| PM_AUX_CAL_RESULT_STATUS | | Bool | U1 | | TODO |

Table 6 – continued from previous page

| Name | | | Values | Default | Documentation |
|--------------------------------|----------|--------|----------------|---------|---------------|
| | Instance | Туре | 0-7 | 0 | TODO |
| PM_AUX_IQCLK_CAL_CLK_SEL | | Ram | 0-7 | _ | TODO |
| PM_AUX_RX_IMP PM_AUX_TERM_CAL | | Ram | | 0 | |
| | | Bool | t/f | f | TODO |
| PM_AUX_TERM_CAL_RX_OVER_VAL | | Ram | 00-1f | 0 | TODO |
| PM_AUX_TERM_CAL_RX_OVER_VAL_EN | | Bool | t/f | f | TODO |
| PM_AUX_TERM_CAL_TX_OVER_VAL | | Ram | 00-1f | 0 | TODO |
| PM_AUX_TERM_CAL_TX_OVER_VAL_EN | | Bool | t/f | f | TODO |
| PM_AUX_TEST_COUNTER | | Bool | t/f | f | TODO |
| PM_AUX_TX_IMP | | Ram | 0-3 | 0 | TODO |
| REF_BUF_DELAY | | Ram | 0-7 | 0 | TODO |
| REGULATION_BYPASS | | Bool | t/f | f | TODO |
| REG_BOOST | | Ram | 0-7 | 0 | TODO |
| RIPPLECAP_CTRL | | Ram | 0-3 | 0 | TODO |
| SLF_RST | | Ram | 0-3 | 0 | TODO |
| SW_REFCLK_SRC | | Ram | 0-1 | 0 | TODO |
| TCLK_MUX_EN | | Bool | t/f | f | TODO |
| TCLK_SEL | | Ram | 0-1 | 1 | TODO |
| TESTDN_ENABLE | | Bool | t/f | f | TODO |
| TESTUP_ENABLE | | Bool | t/f | f | TODO |
| TEST_ENABLE | | Bool | t/f | f | TODO |
| UNLOCK_FILTER_CFG_SETTING | | Ram | 0-7 | 0 | TODO |
| VC0DIV_OVERRIDE | | Bool | t/f | t | TODO |
| VCCD0G_ATB | | Ram | 0-3 | 0 | TODO |
| VCCD0G_OUTPUT | | Ram | 0-7 | 0 | TODO |
| VCCD1G_ATB | | Ram | 0-3 | 0 | TODO |
| VCCD1G_OUTPUT | | Ram | 0-7 | 0 | TODO |
| VCCM1G_TAP | | Ram | 0-f | b | TODO |
| VCCR_PD | | Bool | t/f | f | TODO |
| VCO0PH_EN | | Bool | t/f | f | TODO |
| VCO DIV | | Ram | 0-1 | 1 | TODO |
| VCO PH0 EN | | Bool | t/f | f | TODO |
| VCO PH1 EN | | Bool | t/f | f | TODO |
| VCO PH2 EN | | Bool | t/f | f | TODO |
| VCO PH3 EN | | Bool | t/f | f | TODO |
| VCO_PH4_EN | | Bool | t/f | f | TODO |
| VCO_PH5_EN | | Bool | t/f | f | TODO |
| VCO_PH6_EN | | Bool | t/f | f | TODO |
| VCO_PH7_EN | | Bool | t/f | f | TODO |
| VCTRL_TEST_VOLTAGE | | Ram | 0-7 | 3 | TODO |
| EXTCLK_CNT_SRC | 0-1 | Ram | 00-1f | 1c | TODO |
| EXTCLK_ENABLE | 0-1 | Bool | t/f | t | TODO |
| EXTCLK_INVERT | 0-1 | Bool | t/f | f | TODO |
| BYPASS_EN | 0-8 | Bool | t/f | f | TODO |
| CNT_COARSE_DELAY | 0-8 | Ram | 0-7 | 0 | TODO |
| CNT_FINE_DELAY | 0-8 | Ram | 0-7 | 0 | TODO |
| CNT_FINE_DELAT CNT_IN_SRC | 0-8 | Ram | 0-3 | 2 | TODO |
| CNT_PH_MUX_PRESET | 0-8 | Ram | 0-3 | 0 | TODO |
| CNT_PH_MUX_PRESET CNT_PRESET | 0-8 | Ram | 00-ff | 01 | TODO |
| DPRIOO_CNT_HI_DIV | 0-8 | Ram | 00-11 00-ff | 01 | TODO |
| DI MOU_CIVI_III_DI V | 0-0 | IXAIII | 00-11 | | IODO |

Table 6 – continued from previous page

| Name | Instance | Type | Values | Default | Documentation |
|---------------------------------|----------|------|--------|---------|---------------|
| DPRIO0_CNT_LO_DIV | 0-8 | Ram | 00-ff | 01 | TODO |
| DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN | 0-8 | Bool | t/f | f | TODO |
| SRC | 0-8 | Bool | t/f | f | TODO |
| LOADEN_COARSE_DELAY | 0-1 | Ram | 0-7 | 0 | TODO |
| LOADEN_ENABLE | 0-1 | Bool | t/f | f | TODO |
| LOADEN_FINE_DELAY | 0-1 | Ram | 0-3 | 0 | TODO |
| LVDSCLK_COARSE_DELAY | 0-1 | Ram | 0-7 | 0 | TODO |
| LVDSCLK_ENABLE | 0-1 | Bool | t/f | f | TODO |
| LVDSCLK_FINE_DELAY | 0-1 | Ram | 0-3 | 0 | TODO |

| Port Name | Instance | Port bits | Route node type | Documentation |
|--------------------|----------|-----------|-----------------|---------------|
| ATPGMODE | | | GOUT | TODO |
| CLK0_BAD | | | GIN | TODO |
| CLK1_BAD | | | GIN | TODO |
| CLKEN | | 0-1 | GOUT | TODO |
| CLKSEL | | | GIN | TODO |
| CNT_SEL | | 0-4 | GOUT | TODO |
| CSR_TEST | | | GOUT | TODO |
| EXTSWITCH | | | GOUT | TODO |
| FBCLK_IN_L | | | DCMUX | TODO |
| FBCLK_IN_R | | | DCMUX | TODO |
| LOCK | | | GIN | TODO |
| NRESET | | | GOUT | TODO |
| PFDEN | | | GOUT | TODO |
| PHASE_DONE | | | GIN | TODO |
| PHASE_EN | | | GOUT | TODO |
| REG_BYTE_EN | | 0-1 | GOUT | TODO |
| REG_CLK | | | DCMUX | TODO |
| REG_CLK | | | GOUT | TODO |
| REG_MDIO_DIS | | | GOUT | TODO |
| REG_READ | | | GOUT | TODO |
| REG_READDATA | | 0-15 | GIN | TODO |
| REG_REG_ADDR | | 0-5 | GOUT | TODO |
| REG_RST_N | | | GOUT | TODO |
| REG_SER_SHIFT_LOAD | | | GOUT | TODO |
| REG_WRITE | | | GOUT | TODO |
| REG_WRITEDATA | | 0-15 | GOUT | TODO |
| SCANEN | | | GOUT | TODO |
| UP_DN | | | GOUT | TODO |

| Port Name | In- | Port bits | Dir | Remote port | Documentation |
|-----------|--------|-----------|-----|--------------|---|
| | stance | | | | |
| CLKD- | | 0 | > | DLL:CLKIN | Dedicated differential I/O PLL counter to DLL |
| OUT | | | | | |
| CLKIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge or differential clock pin to pll |
| CLKOUT | | 0-8 | > | CMUXCR:PLLIN | PLL counter output to clock mux |
| CLKOUT | | 0-8 | > | CMUXHG:PLLIN | PLL counter output to clock mux |
| CLKOUT | | 0-8 | > | CMUXHR:PLLIN | PLL counter output to clock mux |
| CLKOUT | | 5-8 | > | CMUXVG:PLLIN | PLL counter output to clock mux |
| CLKOUT | | 0-8 | > | CMUXVR:PLLIN | PLL counter output to clock mux |
| EXTCLK | | | > | GPIO:PLLDIN | TODO |
| ZDB_IN | | | < | GPIO:COMBOUT | Zero-delay buffer pin to pll |

2.3.4 CBUF

| Name | Instance | Type | Values | Default | Documentation |
|------------------|----------|------|--------|---------|---------------|
| EFB_MUX | | Ram | 0-1 | 0 | TODO |
| EFB_MUX_EN | | Bool | t/f | f | TODO |
| EXTCLKOUT_MUX_EN | | Bool | t/f | f | TODO |
| FBIN_MUX | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX0 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX0_EN | 0-1 | Bool | t/f | f | TODO |
| MUX1 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX1_EN | 0-1 | Bool | t/f | f | TODO |
| MUX2 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX2_EN | 0-1 | Bool | t/f | f | TODO |
| MUX3 | 0-1 | Ram | 0-1 | 0 | TODO |
| MUX3_EN | 0-1 | Bool | t/f | f | TODO |
| VCOPH_MUX | 0-1 | Ram | 0-1 | 0 | TODO |
| VCOPH_MUX_EN | 0-1 | Bool | t/f | f | TODO |

2.3.5 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

| Name | Instance | Туре | Values | Default | Documenta- tion |
|---------------------|---------------------|------|---|---------|--|
| CLKPIN_INPUT | _SELECT_0 | Mux | • pin0 • pin2 | pin0 | Raising-edge clock input selector for mux input 0 |
| CLKPIN_INPUT | | Mux | • pin1 • pin3 | pin1 | Raising-edge clock input selector for mux input 1 |
| EN- ABLE_REGISTE | 0-5 R_MODE | Mux | • enout • reg1_enout • reg2_enout • vcc | vcc | Enable line buffering mode |
| EN- ABLE_REGISTE | | Num | • 0-1 | 1 | Value of the enable ff outputs at reset time |
| IN- PUT_SELECT | 0-5 | Ram | 0-f | f | Clock mux main input selector |
| NCLKPIN_INPU | T <u>o</u> SELECT_0 | Mux | • npin0 • npin2 | npin0 | Falling-edge clock input selector for mux input 4 |
| NCLKPIN_INPU | | Mux | • npin1 • npin3 | npin1 | Falling-edge clock input selector for mux input 5 |
| PLL_FEEDBACK | _ENABLE_0 | Mux | • vcc • pll_ment0 | vcc | TODO |
| PLL_FEEDBACK | _ENABLE_1 | Mux | • vec • pll_ment0 | vec | TODO |
| TOP_PRE_INPU | | Ram | 00-1f | 1f | TODO |
| TOP_PRE_INPU | | Ram | 00-1f | 1f | TODO |
| TOP_PRE_INPU | | Ram | 00-1f | 1f | TODO |
| TOP_PRE_INPU | T_SELECT_3 | Ram | 00-1f | 1f | TODO |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-----------------------------|
| CLKFBOUT | | 0-1 | RCLKFB | TODO |
| CLKIN | | 0-3 | DCMUX | Routing grid clock inputs |
| CLKOUT | 0-5 | | RCLK | Clock mux clock grid driver |
| ENABLE | 0-5 | | GOUT | Clock enable |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|--------------|-------------------------------------|
| CLKPIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-3 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-17 | < | FPLL:CLKOUT | PLL counter output to clock mux |

2.3.6 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each. The mux provides selection between positive and negative clock pins, pll counter outputs, HPS clocks and HSSI clocks (TODO). There's also four DCMUX inputs bringing clocks from the clock or the data network. The enable management circuit allows to sync on the inverted output clock through one or two FFs. The burst block is undocumented, but probably keeps enable up for a specific number of clocks upon recieving an input enable edge. There's a system to switch dynamically between 4 clock sources (TODO). There's also a possible selection between feedback signals to send to PLLs.

The circuit is present in 4 instances, each driving a different GCLK betwork. The connections between the CLKIN (DCMUX) inputs and the selection mux depends on the instance:

| Inst CLKIN | 0 | 1 | 2 | 3 |
|------------|----|----|----|----|
| 0 | 27 | 33 | | |
| 1 | 27 | 33 | | |
| 2 | | | 27 | 33 |
| 3 | | | 27 | 33 |




Fig. 4: Global horizontal cmux..

| BURST_COUNT 0-3 | Name | Instance | Туре | Values | Default | Documenta- |
|--|--------------|---------------------|------|-------------|---------|------------------|
| BURST_COUNT | | | | | | tion |
| BURST_COUNT ORRL Mux - static - core_ctrl - core_ct | BURST_COUNT | 0-3 | Ram | 0-7 | 0 | Optional fixed |
| BURST_EN 0-3 Bool Vf f Whether to use the burst system of the pinh selector for mux input 0 CLKPIN_INPUT_SELECT_1 Mux pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina Pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_S | | | | | | burst count |
| BURST_EN 0-3 Bool Vf f f Whether to use the burst system Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_1 Mux pina Raising-edge clock input selector for mux input 0 CLKPIN_INPUT_SELECT_2 Mux pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLKSELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_ | BURST_COUNT | _ 073 RL | Mux | | static | Selection of the |
| BURST_EN 0-3 Bool Uf f Whether to use the burst system. CLKPIN_INPUT_SELECT_0 Mux pina clock input selector for mux input 1 CLKPIN_INPUT_SELECT_1 Mux pina clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux pina clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 clock input selector for mux input 2 CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-4 Ram 0-4 Raising-edge CLK_SELECT_D 0-5 Ram 0-5 Ram 0-5 Ram 0-5 Ram 0-5 Ram 0-5 Ram 0-5 | | | | • static | | burst count be- |
| BURST_EN 0-3 Bool t/f f Whether to use the burst system to selector for mux input 4. **PILIFICAL SELECT_0** **PILIFICA | | | | • core_ctrl | | tween fixed and |
| BURST_EN 0-3 Bool Uf f Henter to use the burst system Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_1 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SE | | | | | | coming from the |
| BURST_EN 0-3 Bool Uf f Sex. Whether to use the burst system Raising-edge clock input selector for mux input 0 CLKPIN_INPUT_SEX.ECT_1 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SEX.ECT_2 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SEX.ECT_2 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SEX.ECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SEX.ECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 T | | | | | | routing network |
| CLKPIN_INPUT_SELECT_0 Mux Pina Pina Pina Pina Raising-edge clock input selector for mux input 0 CLKPIN_INPUT_SELECT_1 Mux Pina Pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux Pina Pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Pina Pina Raising-edge clock input selector for mux input 3 Pina Raising-edge clock input selector for mux input 3 Pina | BURST_EN | 0-3 | Bool | t/f | f | |
| CLKPIN_INPUT_SELECT_1 Mux - pina - | | | | | | the burst system |
| CLKPIN_INPUT_SELECT_1 | CLKPIN_INPUT | SELECT_0 | Mux | | pina | Raising-edge |
| CLKPIN_INPUT_SELECT_1 Mux pina pina pina pina Raising-edge clock input selector for mux input 1 Raising-edge clock input selector for mux input 2 Pina pina pina Pina Raising-edge clock input selector for mux input 2 Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina pina Pina Raising-edge clock input selector for mux input 3 PUDO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO | | | | • pina | | clock input |
| CLKPIN_INPUT_SELECT_1 Mux • pina • pinb • pina • pina • pina • pina • pina CLKPIN_INPUT_SELECT_2 Mux • pina • pina • pina • pina • pina Raising-edge clock input selector for mux input 1 Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux • pina • pina • pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux • pina • pina • pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO | | | | • pinb | | selector for mux |
| CLKPIN_INPUT_SELECT_2 Mux Pina Pina Pina Pina Pina Pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_B 0-3 Ram Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_B 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_D 0-3 Ram Pina Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_B 0-3 Ram Pina Pi | | | | | | input 0 |
| CLKPIN_INPUT_SELECT_2 Mux - pina - | CLKPIN_INPUT | SELECT_1 | Mux | | pina | Raising-edge |
| CLKPIN_INPUT_SELECT_2 | | | | • pina | | clock input |
| CLKPIN_INPUT_SELECT_2 | | | | | | |
| CLKPIN_INPUT_SELECT_2 Mux • pina • pina • pina • pina • pina • pina CLKPIN_INPUT_SELECT_3 Mux • pina Clk Select_Gror mux input 3 CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO | | | | 1 | | input 1 |
| CLKPIN_INPUT_SELECT_3 Mux pina pina pina pina pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode reg1_enout reg2_enout vec EN- 0-3 ABLE_REGISTER_POWER_UP Po-1 IN- ABLE_REGISTER_POWER_UP IN- O-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux npina put_SELECT_0 Mux npina Falling-edge clock input selector for mux input selector for mux input 3 Clock mux main input selector Falling-edge clock input selector for mux input selector | CLKPIN_INPUT | SELECT_2 | Mux | | pina | Raising-edge |
| CLKPIN_INPUT_SELECT_3 Mux Pina Pina Pina Pina Pina Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram PCLK_SELECT_B 0-3 Ram PCLK_SELECT_C 0-3 Ram PCLK_SELECT_C 0-3 Ram PCLK_SELECT_D 0-3 | | | | • pina | | clock input |
| CLKPIN_INPUT_SELECT_3 Mux • pina • pina • | | | | • pinb | | selector for mux |
| CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode * enout * * reg1_enout * * reg2_enout * * vcc EN- 0-1 able ff outputs at reset time IN- 0-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux npina Falling-edge NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge | | | | | | input 2 |
| CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode * enout * * reg1_enout * * reg2_enout * * vcc EN- 0-1 able ff outputs at reset time IN- 0-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux npina Falling-edge NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge | CLKPIN_INPUT | SELECT_3 | Mux | | pina | Raising-edge |
| Input 3 Input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO | | | | • pina | | |
| Input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO | | | | • pinb | | selector for mux |
| CLK_SELECT_B 0-3 Ram O-3 O TODO CLK_SELECT_C 0-3 Ram O-3 O TODO CLK_SELECT_D 0-3 Ram O-3 O TODO CLK_SELECT_D 0-3 Ram O-3 O TODO TODO EN- ABLE_REGISTER_MODE EN- ABLE_REGISTER_MODE EN- ABLE_REGISTER_POWER_UP Teg2_enout • vcc Enable line buffering mode • reg1_enout • reg2_enout • vcc Enable line buffering mode Todo Todo Todo Todo Todo Todo Todo Todo Enable line buffering mode • reg1_enout • vcc Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge clock input selector npina • npina Falling-edge Falling-edge Falling-edge | | | | 1 | | input 3 |
| CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode • enout • reg1_enout • vcc EN- ABLE_REGISTER_MODE EN- 0-3 Num ABLE_REGISTER_POWER_UP IN- 0-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_0SELECT_0 Mux NCLKPIN_INPUT_0SELECT_1 Mux NCLKPIN_INPUT_0SELECT_1 Mux npina Falling-edge lock input selector rodo TODO | CLK_SELECT_A | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_D 0-3 EN- ABLE_REGISTER_MODE Mux enout reg1_enout reg2_enout vcc EN- ABLE_REGISTER_POWER_UP EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_0 Mux NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux O-3 Ram O-3 O TODO Enable line buffering mode vcc Enable line buffering mode 1 Value of the enable ff outputs at reset time 23 Clock mux main input selector npina npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge | CLK_SELECT_B | 0-3 | Ram | 0-3 | 0 | TODO |
| EN- ABLE_REGISTER_MODE Mux • enout • reg1_enout • vcc EN- ABLE_REGISTER_POWER_UP EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_0 Mux NCLKPIN_INPUT_OSELECT_1 Mux Mux • enout • enout • reg1_enout • vcc 1 Value of the enable ff outputs at reset time 100-3f 23 Clock mux main input selector Popina • npina • npina • npina • npina NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge clock input selector Falling-edge clock input selector Falling-edge | CLK_SELECT_C | 0-3 | Ram | 0-3 | 0 | TODO |
| ABLE_REGISTER_MODE • enout • reg1_enout • vcc EN- ABLE_REGISTER_POWER_UP EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_0SELECT_0 Mux NCLKPIN_INPUT_0SELECT_1 Mux • enout • reg1_enout • vcc 1 • 0-1 1 Value of the enable ff outputs at reset time 10 Clock mux main input selector Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_0SELECT_1 Mux npina • pina Falling-edge | CLK_SELECT_D | 0-3 | Ram | 0-3 | 0 | TODO |
| reg1_enout reg2_enout vcc EN- ABLE_REGISTER_POWER_UP Num • 0-1 • 0-1 Value of the enable ff outputs at reset time IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_0 Mux • npina • npina • npina • npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina • reg1_enout reg1_enout reg1_enout reg2_enout vcc 1 Value of the enable ff outputs at reset time clock mux main input selector npina • npina • npina • selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux | EN- | 0-3 | Mux | | vcc | Enable line |
| EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_1 NUM reg2_enout vcc 1 Value of the enable ff outputs at reset time 00-3f 23 Clock mux main input selector npina npina npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge | ABLE_REGISTE | R_MODE | | • enout | | buffering mode |
| EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_1 NUM reg2_enout • vcc 1 Value of the enable ff outputs at reset time 00-3f 23 Clock mux main input selector npina npina npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge | | | | • | | |
| EN- ABLE_REGISTER_POWER_UP O-3 Ram O0-3f NUX | | | | reg1_enout | | |
| EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 NCLKPIN_INPUTOSELECT_1 Mux PUT_OSELECT_1 NUm O-3 Ram O0-3f O0- | | | | • | | |
| EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT0SELECT_0 NUM O-3 Ram O0-3f O0-3f One input selector Nour input selector for mux input 4 Nour input selector Nour input selector input selector for mux input 4 Nour input selector for mux input 4 Nour input selector for mux input 4 | | | | reg2_enout | | |
| ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 Mux onpina | | | | • vcc | | |
| ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 Mux onpina | | | | | | |
| IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 NCLKPIN_INPUTOSELECT_1 NCLKPIN_INPUTOSELECT_1 Mux onpina onpina reset time Clock mux main input selector reset time clock input selector rangua npina reset time reset time clock input selector npina reset time reset time clock mux main input selector rangua npina Falling-edge | | | Num | | 1 | |
| IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 Mux • npina • npinb NCLKPIN_INPUTOSELECT_1 Mux NCLKPIN_INPUTOSELECT_1 Mux • npina • npina • npina • npina • npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge | ABLE_REGISTE | R_POWER_UP | | • 0-1 | | - |
| PUT_SELECT input selector NCLKPIN_INPUT_OSELECT_0 Mux • npina • npina • npinb NCLKPIN_INPUT_OSELECT_1 Mux npina input selector Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge | | | | | | |
| NCLKPIN_INPUTOSELECT_0 Mux • npina • npina • npina • npina NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge | | 0-3 | Ram | 00-3f | 23 | |
| • npina • npinb clock input selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge | | | | | | |
| • npinb selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge | NCLKPIN_INPU | T <u>O</u> SELECT_0 | Mux | | npina | |
| NCLKPIN_INPUTOSELECT_1 Mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge | | | | | | |
| NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge | | | | • npinb | | |
| | | | | | | |
| • npina clock input | NCLKPIN_INPU | T <u>o</u> sælect_1 | Mux | | npina | |
| | | | | • npina | | clock input |
| • npinb selector for mux | | | | • npinb | | |
| input 5 | | | | | | - |

Table 7 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|-----------------------|--------------------|-------|--|-------------|--|
| | | 1,712 | | | tion |
| NCLKPIN_INPU | | Mux | • npina • npinb | npina | Falling-edge clock input selector for mux input 6 |
| NCLKPIN_INPU | | Mux | • npina • npinb | npina | Falling-edge clock input selector for mux input 7 |
| OR- PHAN_PLL_INP | 0-3 UT_SELECT_0 | Mux | • or- phan_pll0 • or- phan_pll3 | orphan_pll0 | Select between two pll outputs before the main mux input 24 |
| OR- PHAN_PLL_INP | 0-3 UT_SELECT_1 | Mux | • or- phan_pll1 • or- phan_pll4 | orphan_pll1 | Select between two pll outputs before the main mux input 25 |
| OR- PHAN_PLL_INP | 0-3 UT_SELECT_2 | Mux | • or- phan_pll2 • or- phan_pll5 | orphan_pll2 | Select between two pll outputs before the main mux input 26 (unused in practice, inputs not connected) |
| TEST- SYN_ENOUT_SI | 0-3 ELECT | Mux | • core_en • pre_synenb | core_en | TODO |
| DY- NAMIC_CLK_SH | LECT | Bool | t/f | f | TODO |
| FEED- BACK_DRIVER_ | SELECT_0 | Mux | in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 | in0_vcc | TODO |

Table 7 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|----------------|---------------|--------|--------------|----------|------------|
| Ivanie | Instance | туре | Values | Delault | |
| | | | | | tion |
| FEED- | | Mux | | in0_vcc | TODO |
| BACK_DRIVER | SELECT_1 | | • in0_vcc | | |
| | | | • in1 | | |
| | | | • in2_vcc | | |
| | | | | | |
| | | | • in3_vcc | | |
| | | | • in4_vcc | | |
| | | | • in5 | | |
| | | | • in6 | | |
| | | | • in7 | | |
| | | | | | |
| OR- | | Ram | 0-1 | 0 | TODO |
| | DBACK_OUT_SE | LECT_0 | | | |
| OR- | | Ram | 0-1 | 0 | TODO |
| PHAN_PLL_FEE | DBACK_OUT_SE | LECT_1 | | | |
| PLL_FEEDBACK | _ENABLE_0 | Mux | | vcc | TODO |
| | | | • vcc | | |
| | | | • pll_mcnt0 | | |
| | | | 1 - | | |
| PLL_FEEDBACK | ENABLE 1 | Mux | | vcc | TODO |
| _ | | | • vcc | | |
| | | | • pll_mcnt0 | | |
| | | | pii_iiiciito | | |
| PLL FEEDBACK | COUT_SELECT_0 | Ram | 0-1 | 0 | TODO |
| | OUT_SELECT_1 | | 0-1 | 0 | TODO |
| I LL_I LLDBACE | _OUI_SELECI_I | Naili | 0-1 | <u> </u> | 1000 |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-----------------------------------|
| BURSTCNT | | 0-2 | GOUT | Burst block counter value |
| CLKFBOUT | | 0-1 | GCLKFB | TODO |
| CLKIN | | 0-3 | DCMUX | Routing grid clock inputs |
| CLKOUT | 0-3 | | GCLK | Clock mux clock grid driver |
| ENABLE | 0-3 | | GOUT | Clock enable |
| SWITCHCLK | 0-3 | | GIN | Dynamically selected clock output |
| SWITCHIN | 0-3 | 0-1 | GOUT | Dynamic clock selection input |
| SYN_EN | 0-3 | | GIN | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------------|-------------------------------------|
| CLKPIN | | 0-7 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-7 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-17, 19 | < | FPLL:CLKOUT | PLL counter output to clock mux |
| PLLIN | | 0-3 | < | HPS_CLOCKS:CLKOUT | HPS clock output to clock mux |

2.3.7 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

| Name | Instance | Туре | Values | Default | Documenta- |
|----------------------|-----------------|-------|-------------|------------|--------------------|
| | | | | | tion |
| BURST_COUNT | 0-3 | Ram | 0-7 | 0 | Optional fixed |
| | | | | | burst count |
| BURST_COUNT | _ 013 RL | Mux | • static | static | Selection of the |
| | | | • core_ctrl | | burst count be- |
| | | | 0010_041 | | tween fixed and |
| | | | | | coming from the |
| | | | | | routing network |
| BURST_EN | 0-3 | Bool | t/f | f | Whether to use |
| CLIV GEVECE | 0.2 | - | | | the burst system |
| CLK_SELECT_A | | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_B | | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_C | | Ram | 0-3 | 0 | TODO |
| CLK_SELECT_D | | Ram | 0-3 | 0 | TODO |
| EN- | 0-3 | Mux | • enout | vcc | Enable line |
| ABLE_REGISTE | K_MODE | | • | | buffering mode |
| | | | reg1_enout | | |
| | | | • | | |
| | | | reg2_enout | | |
| | | | • vcc | | |
| | | | | | |
| EN- | 0-3 | Num | • 0-1 | 1 | Value of the en- |
| ABLE_REGISTE | R_POWER_UP | | • 0-1 | | able ff outputs at |
| | | | | | reset time |
| IN- | 0-3 | Ram | 00-1f | 1b | Clock mux main |
| PUT_SELECT | | | | | input selector |
| TEST- | 0-3 | Mux | • core_en | pre_synenb | TODO |
| SYN_ENOUT_SI | ELECT | | • | | |
| | | | pre_synenb | | |
| | | | | | |
| DY- | | Bool | t/f | f | TODO |
| NAMIC_CLK_SE | LECT | | | | |
| PLL_FEEDBACK | _ENABLE_0 | Mux | • vcc | vcc | TODO |
| | | | • pll_mcnt0 | | |
| | | | F | | |
| PLL_FEEDBACK | ENABLE 1 | Mux | | vcc | TODO |
| _ | | | • vcc | | |
| | | | • pll_mcnt0 | | |
| PLL_FEEDBACK | FNARIE 1 | Mux | | vcc | TODO |
| I LL_I EEDDACK | LIANDLE_I | IVIUA | • vcc | VCC | 1000 |
| | | | • pll_mcnt0 | | |
| DIT THE PARTY OF THE | | 1 | | | mon c |
| PLL_FEEDBACK | L_ENABLE_2 | Mux | • vcc | vcc | TODO |
| | | | • pll_mcnt0 | | |
| | | | | | |
| PLL_FEEDBACK | _ENABLE_3 | Mux | • vcc | vcc | TODO |
| | | | • pll_mcnt0 | | |
| | | | F-1_110 | | |
| | 1 | 1 | I | | |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-------------------------------|
| BURSTCNT | | 0-2 | GOUT | TODO |
| CLKFBOUT | | 0-2 | GCLKFB | TODO |
| CLKIN | | 0-3 | DCMUX | Routing grid clock inputs |
| CLKOUT | 0-3 | | GCLK | Clock mux clock grid driver |
| ENABLE | 0-3 | | GOUT | Clock enable |
| SWITCHCLK | 0-3 | | GIN | TODO |
| SWITCHIN | 0-3 | 0-1 | GOUT | Dynamic clock selection input |
| SYN_EN | 0-3 | | GIN | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------------|-------------------------------------|
| CLKPIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-3 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-11 | < | FPLL:CLKOUT | PLL counter output to clock mux |
| PLLIN | | 4-7 | < | HPS_CLOCKS:CLKOUT | HPS clock output to clock mux |

2.3.8 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

| Name | Instance | Туре | Values | Default | Documenta- |
|---|---------------------------|------------|-------------------------------------|----------|---------------------------|
| Ivaille | Ilistance | Туре | values | Delauit | tion |
| CLKPIN_INPUT | SELECT | Mux | | pina | TODO |
| | | | pinapinb | | |
| | | | • pino | | |
| EN- | 0-11 | Mux | | vcc | Enable line |
| ABLE_REGISTE | R_MODE | | • enout | | buffering mode |
| | | | reg1_enout | | |
| | | | • regr_chout | | |
| | | | reg2_enout | | |
| | | | • vcc | | |
| | | | | | |
| EN- | 0-11 | Num | • 0-1 | 1 | Value of the en- |
| ABLE_REGISTE | R_POWER_UP | | | | able ff outputs at |
| IN- | 0-11 | Ram | 00-1f | 13 | reset time Clock mux main |
| PUT_SELECT | 0-11 | Kaiii | 00-11 | 13 | input selector |
| NCLKPIN_INPU | TOSELECT | Mux | | npina | TODO |
| 1,0211111111111111111111111111111111111 | | 111111 | • npina | | |
| | | | • npinb | | |
| BOT_PRE_INPU | T SELECT O | Ram | 00-1f | 1f | TODO |
| BOT_PRE_INPU | | Ram | 00-11 00-1f | 1f | TODO |
| BOT_PRE_INPU | | Ram | 00-1f | 1f | TODO |
| BOT_PRE_INPU | | Ram | 00-1f | 1f | TODO |
| FEED- | | Mux | | vcc | TODO |
| BACK_DRIVER_ | SELECT_0 | | • vcc • or- | | |
| | | | phan_pll_m | cnto0 | |
| | | | • or- | | |
| | | | phan_pll_m | ento1 | |
| | | | • or- | | |
| | | | phan_pll_m | cnto2 | |
| FEED- | | Mux | | Nac | TODO |
| BACK_DRIVER_ | SELECT 1 | IVIUX | • vcc | vcc | TODO |
| Brieff_Brief VERT_ | | | • or- | 0 | |
| | | | phan_pll_m • or- | cntou | |
| | | | phan_pll_m | ento1 | |
| | | | • or- | | |
| | | | phan_pll_m | cnto2 | |
| | | | | | |
| PLL_FEEDBACK | _ENABLE_0 | Mux | • vcc | vcc | TODO |
| | | | • pll_mcnt0 | | |
| | | | | | |
| PLL_FEEDBACK | | Mux | • vcc | vcc | TODO |
| | | | • pll_mcnt0 | | |
| | | | | | |
| PRE_INPUT_SEI | | Ram | 00-1f | 1f | TODO |
| PRE_INPUT_SEI | | Ram | 00-1f | 1f | TODO |
| PRE_INPUT_SEI | | Ram Ram | 00-1f 00-1f | 1f 1f | TODO TODO |
| TOP_PRE_INPU | | Ram | 00-11 00-1f | 1f | TODO |
| | | Ram | 00-11 00-1f | 1f | TODO |
| 2.3. Peripheral TOP_PRE_INPU | ogic diocks T_SELECT_2 | Ram | 00-1f | 1f | TODO 45 |
| TOP_PRE_INPU | | Ram | 00-1f | 1f | TODO |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-----------------------------|
| CLKFBIN | | 0-3 | DCMUX | TODO |
| CLKFBOUT | | 0-1 | RCLKFB | TODO |
| CLKIN | | 0-3 | DCMUX | Routing grid clock inputs |
| CLKOUT | 0-11 | | RCLK | Clock mux clock grid driver |
| ENABLE | 0-11 | | GOUT | Clock enable |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|------------|-----|-------------------|-------------------------------------|
| CLKPIN | | 0-7 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-7 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-25 | < | FPLL:CLKOUT | PLL counter output to clock mux |
| PLLIN | | 0-6, 20-21 | < | HPS_CLOCKS:CLKOUT | HPS clock output to clock mux |

2.3.9 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

| Name | Instance | Туре | Values | Default | Documenta- tion |
|---------------------|--------------------|------|---|---------|--|
| EN- ABLE_REGISTE | 0-19 R_MODE | Mux | • enout • reg1_enout • reg2_enout • vcc | | Enable line buffering mode |
| EN- ABLE_REGISTE | 0-19 R_POWER_UP | Num | • 0-1 | 1 | Value of the enable ff outputs at reset time |
| IN- PUT_SELECT | 0-19 | Ram | 0-f | b | Clock mux main input selector |
| PLL_FEEDBACK | _ENABLE_0 | Mux | • vcc • pll_mcnt0 | vcc | TODO |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-----------------------------|
| CLKIN | | 0-3 | DCMUX | Routing grid clock inputs |
| CLKOUT | 0-19 | | RCLK | Clock mux clock grid driver |
| ENABLE | 0-19 | | GOUT | Clock enable |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|------------|-----|-------------------|-------------------------------------|
| CLKPIN | | 0-3 | < | GPIO:COMBOUT | Raising-edge clock pin to clock mux |
| NCLKPIN | | 0-3 | < | GPIO:COMBOUT | Falling-edge clock pin to clock mux |
| PLLIN | | 0-8, 18-24 | < | FPLL:CLKOUT | PLL counter output to clock mux |
| PLLIN | | 0-8 | < | HPS_CLOCKS:CLKOUT | HPS clock output to clock mux |

2.3.10 CMUXP

The CMUXP drive two PCLK each.

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-----------------------------|
| CLKIN | | 0 | DCMUX | Routing grid clock input |
| CLKOUT | | 0-1 | PCLK | Clock mux clock grid driver |

2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

| Port Name | Instance | Port bits | Route node type | Documentation |
|--------------------|----------|-----------|-----------------|------------------------------------|
| CAPTNUPDT_RU | | | GOUT | TODO |
| CLKDRUSER | | | GIN | TODO |
| CLK_OUT | | | GIN | Internal oscillator clock output |
| CLK_OUT1 | | | GIN | Internal oscillator clock 1 output |
| CLOCK_CHIPID | | | DCMUX | TODO |
| CLOCK_CRC | | | DCMUX | TODO |
| CLOCK_OPREG | | | DCMUX | TODO |
| CLOCK_PR | | | DCMUX | TODO |
| CLOCK_RU | | | DCMUX | TODO |
| CLOCK_SPI | | | DCMUX | TODO |
| CONFIG | | | GOUT | TODO |
| CORECTL_JTAG | | | GOUT | TODO |
| CORECTL_PR | | | GOUT | TODO |
| CRCERROR | | | GIN | TODO |
| DATA | | 0-15 | GOUT | TODO |
| DATA0IN | | | GIN | TODO |
| DATA0OE | | | GOUT | TODO |
| DATA0OUT | | | GOUT | TODO |
| DATA1IN | | | GIN | TODO |
| DATA10E | | | GOUT | TODO |
| DATA1OUT | | | GOUT | TODO |
| DATA2IN | | | GIN | TODO |
| DATA2OE | | | GOUT | TODO |
| DATA2OUT | | | GOUT | TODO |
| DATA3IN | | | GIN | TODO |
| DATA3OE | | | GOUT | TODO |
| DATA3OUT | | | GOUT | TODO |
| DFT_IN | | 0-5 | GOUT | TODO |
| DFT_OUT | | 0-24 | GIN | TODO |
| DONE | | | GIN | TODO |
| END_OF_ED_FULLCHIP | | | GIN | TODO |
| EXTERNALREQUEST | | | GIN | TODO |
| NCE_OUT | | | GIN | TODO |
| NTDOPINENA | | | GOUT | TODO |
| OERROR | | | GIN | TODO |

Table 8 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------------|----------|-----------|-----------------|----------------------------|
| OSC_ENA | | | GOUT | Internal oscillator enable |
| OUTPUT_ENABLE | | | GOUT | TODO |
| PRREQUEST | | | GOUT | TODO |
| READY | | | GIN | TODO |
| REGIN | | | GOUT | TODO |
| REG_OUT_CHIPID | | | GIN | TODO |
| REG_OUT_CRC | | | GIN | TODO |
| REG_OUT_OPREG | | | GIN | TODO |
| REG_OUT_RU | | | GIN | TODO |
| RSTTIMER | | | GOUT | TODO |
| RUNIDLEUSER | | | GIN | TODO |
| SCE_IN | | | GOUT | TODO |
| SHIFTNLD_CHIPID | | | GOUT | TODO |
| SHIFTNLD_CRC | | | GOUT | TODO |
| SHIFTNLD_OPREG | | | GOUT | TODO |
| SHIFTNLD_RU | | | GOUT | TODO |
| SHIFTUSER | | | GIN | TODO |
| TCKCORE | | | DCMUX | TODO |
| TCKUTAP | | | GIN | TODO |
| TDICORE | | | GOUT | TODO |
| TDIUTAP | | | GIN | TODO |
| TDOCORE | | | GIN | TODO |
| TDOUTAP | | | GOUT | TODO |
| TMSCORE | | | GOUT | TODO |
| TMSUTAP | | | GIN | TODO |
| UPDATEUSER | | | GIN | TODO |
| USR1USER | | | GIN | TODO |

2.3.12 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA.

TODO: everything

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|---------------|------------------|-----------------------------|---------|------------|
| | | | | | tion |
| PCS8G_AGGREG | GATE_DSKW_CO | NTMROAL | | write | TODO |
| | | | • write | | |
| | | | • read | | |
| | | | | | |
| PCS8G_AGGREG | GATE_DSKW_SM | OMPNE RATION | | xaui_sm | TODO |
| | | | • xaui_sm | | |
| | | | • srio_sm | | |
| | | | | | |
| PCS8G_AGGREG | GATE_PCS_DW_B | OMDANG | | disable | TODO |
| | | | disable | | |
| | | | | | |
| PCS8G_AGGREG | GATE_POWERDO | WBK <u>o</u> dEN | t/f | f | TODO |
| PCS8G_AGGREG | GATE_REFCLK_D | IOB_o&EL_EN | t/f | f | TODO |

Table 9 – continued from previous page

| | | | from previous pa | | |
|----------------|--------------------------|---------------------------|-----------------------------|----------------|------------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | | tion |
| PCS8G_AGGRE | GATE_XAUI_SM | Mux | | xaui_legacy_sm | TODO |
| | | | • | | |
| | | | xaui_legacy | _sm | |
| | | | • xaui_sm | | |
| | | | disable | | |
| | | | | | |
| COM PCS PLD | IB-2HIP EN | Bool | t/f | f | TODO |
| | IB-1HRDRSTCTRI | BEGUSR EN | t/f | f | TODO |
| | IB-2HRDRSTCTRI | | t/f | f | TODO |
| | IB-2TESTBUF_SE | | U1 | pcs8g | TODO |
| COM_I CS_I LD | | Liviux | • pcs8g | pesog | 1000 |
| | | | | | |
| | | | • pma_if | | |
| COM PCC PY | In diabators of | CD 4D CT | | | TODO |
| COM_PCS_PLD | _IB- <u>2</u> USRMODE_SI | ELLMA BOOK I | | usermode | TODO |
| | | | • usermode | | |
| | | | • last_frz | | |
| | | | | | |
| COM_PCS_PLD | POLD_SIDE_RES_ | SRACIOX | | pld | TODO |
| | | | • pld | | |
| | | | • b_hip | | |
| | | | | | |
| COM_PCS_PLD | POLD_SIDE_RES_ | S RA Ci i x | | pld | TODO |
| | | | • pld | | |
| | | | • b_hip | | |
| | | | _ 1 | | |
| COM PCS PLD | POLD_SIDE_RES_ | SRAGita) | | pld | TODO |
| 0011_1 00_1 22 | | | • pld | Pie | 1020 |
| | | | • b_hip | | |
| | | | 0_mp | | |
| COM DCs DID | ROLDSIDE_RES_ | S IRAGII del | | pld | TODO |
| COMI_I CO_F LD | | DIMULA | • pld | Piu | 1000 |
| | | | • b_hip | | |
| | | | • o_mp | | |
| COM PCG PLP | M. D. CIDE DEC | CIDATIO | | 1.1 | TODO |
| COM_PCS_PLD | _POLD_SIDE_RES_ | D HAVLLEX | 1. | pld | TODO |
| | | | • pld | | |
| | | | • b_hip | | |
| | | | | | |
| COM_PCS_PLD | POL-D_SIDE_RES_ | S RACLEX | | pld | TODO |
| | | | • pld | | |
| | | | • b_hip | | |
| | | | | | |
| COM_PCS_PLD | POLD_SIDE_RES_ | SRACi4x | | pld | TODO |
| | | | • pld | | |
| | | | • b_hip | | |
| | | | | | |
| COM PCS PLD | POLD_SIDE_RES_ | S RACI 6x | | pld | TODO |
| | | | • pld | r | |
| | | | • b_hip | | |
| | | | | | |
| | | | | | les on nevt nage |

Table 9 – continued from previous page

| Name | Instance | Type | d from previous pa Values | Default | Documenta- |
|---------------|-----------------|--------------------|----------------------------|---------|------------------|
| Ivanie | Instance | Туре | Values | Delault | tion |
| COM DCC DLD | POL-D_SIDE_RES_ | CD/G6 | | pld | TODO |
| COM_FCS_FLD | TUBE_SIDE_KES_ | SINULUX | • pld | più | 1000 |
| | | | • b_hip | | |
| | | | • b_mp | | |
| COM DCS DLD | POL-D_SIDE_RES_ | SDG7v | | pld | TODO |
| COM_FCS_FLD | THEE SIDE KES_ | SINUX | • pld | più | 1000 |
| | | | • b_hip | | |
| | | | - <i>O_</i> mp | | |
| COM PCS PLD | POL-D_SIDE_RES_ | SRAGS _V | | pld | TODO |
| COM_1 CD_1 LD | | Sincur | • pld | pia | TODO |
| | | | • b_hip | | |
| | | | 0_mp | | |
| COM PCS PLD | POLD_SIDE_RES_ | SR/G9r | | pld | TODO |
| | | | • pld | P10 | 1020 |
| | | | • b_hip | | |
| | | | J_mp | | |
| COM PCS PLD | SOFE DATA SRC | Mux | | pld | TODO |
| | | | • pld | r | |
| | | | • b_hip | | |
| | | | | | |
| COM PCS PMA | _IF2AUTO_SPEEI | D BEGNO1 | t/f | f | TODO |
| | IF2BLOCK_SEL | | t/f | f | TODO |
| | IF2FORCE_FREG | | | off | TODO |
| | | | • off | | |
| | | | • force0 | | |
| | | | • force1 | | |
| | | | | | |
| COM_PCS_PMA | _IF2G3PCS | Bool | t/f | f | TODO |
| | | | t/f | f | TODO |
| | | | 0-1 | 0 | TODO |
| | IF2PM_GEN1_2 | | | cnt_32k | TODO |
| | | 1 | • cnt_32k | _ | |
| | | | • cnt_64k | | |
| | | | | | |
| COM_PCS_PMA | IF2PPMSEL | Mux | | default | TODO |
| | | | default | | |
| | | | • ppm_100 | | |
| | | | • ppm_125 | | |
| | | | • | | |
| | | | ppm_62_5 | | |
| | | | • ppm_200 | | |
| | | | • ppm_300 | | |
| | | | • ppm_250 | | |
| | | | • ppm_500 | | |
| | | | • | | |
| | | | ppm_1000 | | |
| | | | • PPIII_1000 | | |
| | | | ppm_other | | |
| | | | Ppin_outer | | |
| | 1 | I | 1 | | loc on poyt page |

Table 9 – continued from previous page

| | | bie 9 – continued | | | |
|----------------|--|---|-------------|------------|--------------------|
| Name | Instance | Туре | Values | Default | Documenta- tion |
| COM PCS PMA | IF2PPM_CNT_R | STB001 | t/f | f | TODO |
| | IF2PPM_EARLY | | t/f | f | TODO |
| | IF2PPM_POST_E | | UI | 200 | TODO |
| COM_1 CS_1 MA | <u></u> | 111 411111 11111 | • 200 | 200 | 1000 |
| | | | • 400 | | |
| | | | 400 | | |
| PCS8G_BASE_A | DUD IB | Ram | 000-7ff | | TODO |
| | T <u>0</u> B2ROADCAST_1 | | t/f | f | TODO |
| | X 0-22 SYMBOL I | | 000-fff | 0 | TODO |
| | (%-B10B_DECOD) | | 000 111 | off | TODO |
| 1 0500_2101_10 | | | • off | 011 | 1020 |
| | | | • sgx | | |
| | | | • ibm | | |
| | | | 10111 | | |
| PCS8G DIGI R | X_08-B10B_DECOD | ERMOUTPUT SEL | | data 8b10b | TODO |
| | | _====================================== | • | | |
| | | | data_8b10b | | |
| | | | • | | |
| | | | data_xaui_s | m | |
| | | | | | |
| PCS8G_DIGI_R | X_0ACC_BLOCK_S | E M ux | | same | TODO |
| | | | • same | | |
| | | | • other | | |
| | | | | | |
| | X_0A12UTO_ERROR_ | | t/f | f | TODO |
| | X_0A12UTO_SPEED_1 | | 40 bits | 0 | TODO |
| | X_0B1DS_DEC_CLO | | t/f | f | TODO |
| | X_0B12ST_CLOCK_0 | | t/f | f | TODO |
| | X_0B12ST_CLR_FLA | | t/f | f | TODO |
| PCS8G_DIGI_R | X_0B12ST_VER | Mux | | disable | TODO |
| | | | • disable | | |
| | | | • incremen- | | |
| | | | tal | | |
| | | | • cjpat | | |
| | | | • crpat | | |
| Dagge Braz S | W (DWIL DEVICE C : T | TODAY 1 | . 16 | C | TODO |
| | LONGE CONTROLL OF THE CONTROL OF THE | | t/f | f | TODO |
| | LONTE DESERVE | | EIWT | f | TODO |
| PCS8G_DIGI_R | X_ (BY TE_DESERI <i>A</i> | | 4:1.1. | disable | TODO |
| | | | • disable | | |
| | | | • bds_by_2 | | |
| | | | bda bu o d | lat | |
| | | | bds_by_2_d | ıcι | |
| DC88C DIGI D | X_0BYTE_ORDER | Ram | 23 bits | 0 | TODO |
| PCS8G_DIGI_R | | Ram | 30 bits | 0 | TODO |
| | X_@BIFO_RST_PL | | t/f | f | TODO |
| | X_GEBIFO_RST_PL X_GEBD_PATTERN | | 00-ff | | TODO |
| LC99Q_DIQI_K | A_W-ED_PALIERN | Ram | 00-11 | 0 | 1000 |

Table 9 – continued from previous page

| | | | from previous pa | • | |
|----------------|-----------------------------------|----------------------|------------------------------|-------------|------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | | tion |
| PCS8G_DIGI_RX | X_0G2LK1 | Mux | | clk1 | TODO |
| | | | • clk1 | | |
| | | | • tx_pma | | |
| | | | _ | | |
| | | | • agg | | |
| | | | • | | |
| | | | agg_top_or_ | _bottom | |
| | | | | | |
| PCS8G_DIGI_RX | X_0G2LK2 | Mux | | rcvd_clk | TODO |
| | | | rcvd_clk | | |
| | | | • tx_pma | | |
| | | | • ref- | | |
| | | | | | |
| | | | clk_dig2 | | |
| | | | | | |
| | X_@CLK_FREE_RU | | t/f | f | TODO |
| PCS8G_DIGI_RX | X_ODESKEW | Mux | | disable | TODO |
| | | | disable | | |
| | | | • xaui | | |
| | | | • srio_v2p1 | | |
| | | | 3110_v2p1 | | |
| DC66C DIGI D | L X_0DESKEW_PROC | LIDIARI ONIVENI | t/f | f | TODO |
| | | | t/f | f | TODO |
| | _ODESKEW_RDCI | | | | |
| | V_ODW_DESKEW_ | | | f | TODO |
| | X_10-23W_PC_WRCLI | | t/f | f | TODO |
| | X_0D X W_RM_RDCL | | t/f | f | TODO |
| | X_0D X W_RM_WRCL | | t/f | f | TODO |
| | X_0D3 W_WA_CLOC | | t/f | f | TODO |
| | X_Œ I DLE_CLOCK_ | | t/f | f | TODO |
| PCS8G_DIGI_RX | X_0E12DLE_EIOS_EI | N Bool | t/f | f | TODO |
| PCS8G_DIGI_RX | X_0E12DLE_ENTRY_ | IIBI <u>o</u> MN | t/f | f | TODO |
| PCS8G_DIGI_RX | X_0E12DLE_ENTRY_ | SBodIN | t/f | f | TODO |
| PCS8G_DIGI_R2 | X_ŒRR_FLAGS_SI | LMux | | flags_8b10b | TODO |
| | | | • | | |
| | | | flags_8b10b | , | |
| | | | • flags_wa | | |
| | | | | | |
| PCSSG DIGI P | X_ 01% VALID_CODI | RhalG ONLY FI | V t/f | f | TODO |
| | X_0P-21D_CODI X_0P-21D_EDB_ERR | | 1 1/1 | edb | TODO |
| I COOU_DIGI_RA | A_UZAU_DUD_EKK | ONTUNEL PACE | a 0.41L | cub | 1000 |
| | | | • edb | | |
| | | | • pad | | |
| | | | • | | |
| | | | edb_dynam | ic | |
| | | | | | |
| PCS8G_DIGI_R2 | LOPARALLEL_LO | O BBAC K_EN | t/f | f | TODO |
| PCS8G_DIGI_RX | X_OPOCFIFO_RST_PI | L IB c6TRL_EN | t/f | f | TODO |
| | X_OPCS_BYPASS_E | | t/f | f | TODO |
| | LOPOS_URST_EN | | t/f | f | TODO |
| | L_P2_RDCLK_GA | | t/f | f | TODO |
| 1 COOC_DIGI_IX | LA CLIVELIK_OA | TI WILLIA | VI | | 1000 |

Table 9 – continued from previous page

| NI | | | rom previous pa | <u> </u> | D |
|---------------|------------------|---------------|-----------------|----------------|--------------------|
| Name | Instance | Type | Values | Default | Documenta- tion |
| PCS8G DIGI R | V_OP-PIASE_COMPE | NSIATION FIFO | | normal_latency | TODO |
| | | | • nor- | | |
| | | | mal_latency | 7 | |
| | | | inai_iatency | | |
| | | | nid atril ma | rmal_latency | |
| | | | pid_ctri_iio | mai_iatency | |
| | | | 1 1 | | |
| | | | low_latency | | |
| | | | • | 1 . | |
| | | | pid_ctrl_lov | v_latency | |
| | | | • regis- | | |
| | | | ter_fifo | | |
| | | | | | |
| PCS8G_DIGI_RX | | Bool | t/f | f | TODO |
| | PLANE_BONDI | | t/f | f | TODO |
| | PLANE_BONDI | | t/f | f | TODO |
| PCS8G_DIGI_R | X_UPMA_DW | Num | | 8 | TODO |
| | | | • 8 | | |
| | | | • 10 | | |
| | | | • 16 | | |
| | | | • 20 | | |
| DCCCC DICI D | Z (DOL A DITX DI | TIDGHONI TENI | +/F | £ | TODO |
| | POLARITY_INV | _ | t/f | f | TODO |
| | POLINV_8B10B | | t/f | f | TODO |
| | CPRBS_CLOCK_ | | t/f | f | TODO |
| | PRBS_CLR_FLA | | t/f | f | TODO |
| PCS8G_DIGI_R | X_PEKBS_VER | Mux | | disable | TODO |
| | | | • disable | | |
| | | | • | 0.10 | |
| | | | prbs_7_dw_ | L8_10 | |
| | | | • | 1.6 | |
| | | | prbs_23_dv | v_ht_sw | |
| | | | • | | |
| | | | prbs_7_sw_ | hf_dw_lf_sw | |
| | | | • | | |
| | | | prbs_lf_dw | _mf_sw | |
| | | | • | | |
| | | | prbs_23_sw | _mf_dw | |
| | | | • prbs_15 | | |
| | | | • prbs_31 | | |
| Dagged Braz 5 | W MATTHER 14: | | 60.11 | | TODO |
| | CRATHER_MATO | | 68 bits | 0 | TODO |
| PCS8G_DIGI_RX | X_UREVD_CLK | Mux | | rcvd_clk | TODO |
| | | | • rcvd_clk | | |
| | | | • tx_pma | | |
| DGG0G | V. O.B. GV. | 7.6 | | | mon o |
| PCS8G_DIGI_R | X_URD_CLK | Mux | | rx_clk | TODO |
| | | | • rx_clk | | |
| | | | • pld | | |
| | | | | | |
| | | | | 0000 | ues on next nage |

Table 9 – continued from previous page

| Name Instance | Type | Values | Default | Documenta- |
|--|---------------------|--|------------------|------------|
| | .,,,,, | 1 4.4.5 | 2 0 10.0 | tion |
| PCS8G_DIGI_RX_@EFCLK_ | SEL ENBool | t/f | f | TODO |
| PCS8G_DIGI_RX_(RE_BO_O | | t/f | f | TODO |
| PCS8G_DIGI_RX_(RD)NLENG | | 00-7f | 0 | TODO |
| PCS8G_DIGI_RX_(\$\forall V\)_DESH | | EiNf | f | TODO |
| PCS8G_DIGI_RX_(\$\vert \textbf{W}_PC_V | | t/f | f | TODO |
| PCS8G_DIGI_RX_ (\$ - W _RM_1 | RDCLK_KGATING_EN | t/f | f | TODO |
| PCS8G_DIGI_RX_ (\$ W_RM_\) | WRCLKBGATING_EN | t/f | f | TODO |
| PCS8G_DIGI_RX_(\$\mathbf{Y}MBOL | _SWAP_ E obl | t/f | f | TODO |
| PCS8G_DIGI_RX_ŒEST_BU | S_SEL Mux | prbs_bist tx tx_ctrl_plar wa deskew rm rx_ctrl pcie_ctrl rx_ctrl_plar agg | | TODO |
| PCS8G_DIGI_RX_0/ALID_M | ASK E B ool | t/f | f | TODO |
| PCS8G_DIGI_RX_0W2A_BOU | | | auto_align_pld_c | |
| | | auto_align_ sync_sm de- terminis- tic_latency bit_slip | | |
| PCS8G_DIGI_RX_0W2A_CLK | _SLIP_SRAGING | 000-3ff | 0 | TODO |
| PCS8G_DIGI_RX_0A2A_CLO | CK_GATBNG_EN | t/f | f | TODO |
| PCS8G_DIGI_RX_0A2A_DET_ | | TUS | delayed | TODO |
| | | delayed immediate | | |
| PCS8G_DIGI_RX_0W2A_DISP | | t/f | f | TODO |
| PCS8G_DIGI_RX_0W2A_KCH. | AR_EN Bool | t/f | f | TODO |
| PCS8G_DIGI_RX_0W2A_PD | Ram | 43 bits | 0 | TODO |

Table 9 – continued from previous page

| | | bie 9 – continued | | | |
|-----------------|-------------------|--------------------|--------------|-----------------|--------------------|
| Name | Instance | Type | Values | Default | Documenta- tion |
| PCS8G_DIGI_RX_ | OW2A_PLD_CONT | RMILLED | | level_sensitive | TODO |
| | | | • | | |
| | | | level_sensit | ive | |
| | | | • | | |
| | | | pid_ctrl_sw | | |
| | | | • ris- | | |
| | | | ing_edge_se | ensitive | |
| PCS8G_DIGI_RX_ | | CRAL | 38 bits | 0 | TODO |
| PCS8G_DIGI_RX_ | OW2R_CLK | Mux | | rx_clk2 | TODO |
| | | | • rx_clk2 | | |
| | | | • tx- | | |
| | | | fifo_rd_clk | | |
| PCS8G_DIGI_TX | ®-18210B DISP CT | `R W ux | | off | TODO |
| | | | • off | | |
| | | | • on_ib | | |
| | | | • on | | |
| Dagged Digi mi | | | | | mon o |
| PCS8G_DIGI_TX_ | (8) HB TOB_ENCODE | EKMux | œ | off | TODO |
| | | | • off | | |
| | | | • ibm | | |
| | | | • sgx | | |
| PCS8G_DIGI_TX | RURIOR ENCODE | RMINPLIT | | xaui_sm | TODO |
| Tesoc_bioi_fix_ | WIZTOD_LITEODI | AN <u>u</u> Mi O I | • xaui_sm | Xuui_Siii | TODO |
| | | | • nor- | | |
| | | | mal_data_p | ath | |
| | | | • | | |
| | | | gige_idle_c | onversion | |
| PCS8G_DIGI_TX_ | OAGIC BLOCK S | E M ux | | same | TODO |
| 2222_2101_171_ | 00 | | • same | | |
| | | | • other | | |
| | | | - | | |
| PCS8G_DIGI_TX_ | | | t/f | f | TODO |
| PCS8G_DIGI_TX_ | (BB2ST_GEN | Mux | | disable | TODO |
| | | | • disable | | |
| | | | • incremen- | | |
| | | | tal · · | | |
| | | | • cjpat | | |
| | | | • crpat | | |
| PCS8G_DIGI_TX_ | _ | Bool | t/f | f | TODO |
| PCS8G_DIGI_TX_ | | | t/f | f | TODO |
| PCS8G_DIGI_TX_ | | | t/f | f | TODO |
| PCS8G_DIGI_TX_ | | | t/f | f | TODO |
| PCS8G_DIGI_TX_ | | | t/f | f | TODO |
| PCS8G_DIGI_TX_ | ©C_DISPARITY | _ENotol | t/f | f | TODO |
| | | | | | iae on navt naga |

Table 9 – continued from previous page

| Manaa | Inatanaa | T | Values | Defecult | Desuments |
|-----------------------------|--|--|--|------------------------|------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | 000.10 | | tion |
| | _@D_PATTERN | Ram | 000-1ff | 0 | TODO |
| | | CBKo_6IWITCH_EN | t/f | f | TODO |
| | _ JF-12 FORD_CLOCI | | t/f | f | TODO |
| | _ 0F12 FOWR_CLOC | | t/f | f | TODO |
| PCS8G_DIGI_TX | _ JFO RCE_ECHAR | _ B Mol | t/f | f | TODO |
| PCS8G_DIGI_TX | _ JF:O RCE_KCHAR | _BNol | t/f | f | TODO |
| PCS8G_DIGI_TX | _0G2_FREQUENC | Y <u>M</u> SACALING | | off | TODO |
| | | | off | | |
| | | | • on | | |
| | | | | | |
| PCS8G_DIGI_TX | 0-2 OPBACK | Bool | t/f | f | TODO |
| | _ _ 0 P :2 FIFO_URST_ | E N Rool | t/f | f | TODO |
| | | | t/f | f | TODO |
| | OPEIASE_COMPE | | | normal_latency | TODO |
| 1 0000_D101_17 | | | • nor- | | 1020 |
| | | | mal_latency | , | |
| | | | mai_tatency | | |
| | | | nid atrl no | rmal_latency | |
| | | | piu_cui_iioi | mai_ratency | |
| | | | love lotomor | | |
| | | | low_latency | | |
| | | | | . 1.4 | |
| | | | pid_ctrl_lov | v_ratency | |
| | | | • regis- | | |
| | | | ter_fifo | | |
| | | | | | |
| 2000 2101 21 | | | | | |
| PCS8G_DIGI_TX | _OPEIFIFO_REFCL | K <u>M</u> RıxSEL | | refclk | TODO |
| PCS8G_DIGI_TX | C_OP-PAFIFO_REFCL | K <u>M</u> Bı <u>x</u> SEL | • refclk | refclk | TODO |
| PCS8G_DIGI_TX | Ç@Ð FIFO_REFCL | K <u>Mar</u> SEL | • refclk • tx_pma | refclk | TODO |
| | | | | | |
| | _OPEFIFO_REFCL | | • tx_pma | refclk | TODO |
| | | | • tx_pma • pld | | |
| | | | • tx_pma | | |
| PCS8G_DIGI_TX | _Ф ∃FIFO_WRITE | _ @luk _SEL | tx_pmapldtx_clk | pld | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk | pld | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ @luk _SEL | • tx_pma • pld • tx_clk | pld | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk | pld | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN | pld | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN • individual | pld f individual | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN • individual • bun- | pld f individual | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN • individual • bun- | pld f individual | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN • individual • bundled_master | pld f individual | TODO |
| PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN • individual • bundled_master | pld f individual | TODO |
| PCS8G_DIGI_TX PCS8G_DIGI_TX | _0P-2 IFIFO_WRITE | _ ©/LiK _SEL N B _©©MP_EN | • tx_pma • pld • tx_clk t/f DN • individual • bundled_master • slave_above | pld f individual | TODO |

Table 9 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|----------------|--------------------------|---------------------------------|--|---|--------------|
| | | | | | tion |
| PCS8G_DIGI_TX | C_ΦZANE_BONDII | N ©∆ I©CONSUMPTIÓ | individual bundled_master slave_above slave_below | | TODO |
| PCS8G DIGI TX | BONDII | NG OMASTER | t/f | f | TODO |
| PCS8G_DIGI_TX | | Num | • 8 • 10 • 16 • 20 | 8 | TODO |
| PCS8G DIGI TX | _ @ ARITY_INV | ERSJON EN | t/f | f | TODO |
| | | | t/f | f | TODO |
| PCS8G_DIGI_TX | | Mux | prbs_lf_dw_ prbs_23_sw prbs_15 prbs_31 | v_hf_sw hf_dw_lf_sw _mf_sw v_mf_dw | TODO |
| | _©-YMBOL_SWAF | | t/f | f | TODO |
| | _CFXCLK_FREERU | | t/f | f | TODO |
| PCS8G_DIGI_17 | _CFXPCS_URST_E | Bool | t/f t/f | f f | TODO TODO |
| PCS8G_MDIO_D | | Bool | t/f | f | TODO |
| | ТВ <u>-</u> 2TOP_DESERIA | | t/f | f | TODO |
| | TB-2TOP_ERROR_ | | W I | edb | TODO |
| resoc_in b_iiv | 12_1 | | • edb • pad | cus | |
| | | ROMO <u>o</u> REPORTING | | f | TODO |
| | | Γ Β δ <u>o</u> RST_TOGGL | | f | TODO |
| | TB-2TOP_RPRE_E | | 30 bits | 0 | TODO |
| | TB-2TOP_RVOD_S | | 30 bits | 0 | TODO |
| PCS8G PIPE IN | Γ Β -2TOP_RXDETE | CBToODYPASS_EN | t/f | f | TODO |
| | TB-2TOP_RX_PIPE | | t/f | f | TODO |

Table 9 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------------|-----------------------------|-------------------------|-----------------------------|---------|------------|
| T tall to | motarioo | .,,,,, | - Cardoo | Boladii | tion |
| PCS8G_PIPE_IN | TB-2TOP_TXSWIN | GBEN | t/f | f | TODO |
| | TB-TOP_TX_PIPE | | t/f | f | TODO |
| | ISQLATION_EN | | t/f | f | TODO |
| | TB-2TOP_ELECIDI | | 0-7 | 0 | TODO |
| | TB-2TOP_PHY_STA | | 0-7 | 0 | TODO |
| | UQ-72_BROADCAS | | t/f | f | TODO |
| PLD_PCS_IF_BA | | Ram | 000-7ff | | TODO |
| PLD PCS MDIC | | Bool | t/f | f | TODO |
| | _ D _ES_FORCE_EN | Bool | t/f | f | TODO |
| | RO-ESOLATION_E | | t/f | f | TODO |
| | WLT BROADCAS | | t/f | f | TODO |
| PMA_PCS_IF_B | _ | Ram | 000-7ff | | TODO |
| PMA_PCS_MDIG | | Bool | t/f | f | TODO |
| | DODAS_FORCE_EN | Bool | t/f | f | TODO |
| | ER-2SOLATION_F | | t/f | f | TODO |
| RX_PCS_PLD_II | PCS_SIDE_BLO | C KI<u>u</u>s EL | | default | TODO |
| | | _ | default | | |
| | | | • pcs8g | | |
| | | | | | |
| RX_PCS_PLD_S | IDDE2_DATA_SRC | Mux | | pld | TODO |
| | | | • pld | | |
| | | | • b_hip | | |
| | | | | | |
| RX_PCS_PMA_I | F0-2 | Mux | | default | TODO |
| | | | default | | |
| | | | • pcs8g | | |
| | | | | | |
| RX_PCS_PMA_I | F <u>0</u> €2LKSLIP_SEL | Mux | | pld | TODO |
| | | | • pld | | |
| | | | • | | |
| | | | slip_pcs8g | | |
| TV DCC DID C | IDICADATA CDC | M | | 1.1 | TODO |
| TX_PCS_PLD_S | IDEZDATA_SKC | Mux | a mld | pld | 1000 |
| | | | • pld | | |
| | | | • b_hip | | |
| TX_PCS_PMA_I | EUBI OCK SEI | Mux | | default | TODO |
| IA_FCS_FMA_I | L'OBLOCK_SEL | IVIUA | default | uciauit | 1000 |
| | | | • pcs8g | | |
| | | | pesog | | |
| | | | | | |

2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

| Name | Instance | Туре | Values | Default | Documenta- tion |
|----------------|----------------|----------------|-----------------------|-----------------|--------------------|
| BIST MEMORY | _SETTINGS_DATA | A Ram | 75 bits | 0 | TODO |
| BRIDGE_66MHZ | | Bool | t/f | f | TODO |
| BR_RCB | _ | Mux | | ro | TODO |
| | | | • ro | | |
| | | | • rw | | |
| | | | | | |
| BYPASS_CDC | | Bool | t/f | f | TODO |
| BY- | | Bool | t/f | f | TODO |
| PASS_CLK_SWI | ТСН | | | | |
| BYPASS_TL | | Bool | t/f | f | TODO |
| CDC_CLK_REL | ATION | Mux | 41 | plesiochronous | TODO |
| CDC_CER_REE | 111011 | WIGA | • ple- | presidentionous | TODO |
| | | | siochronous | | |
| | | | • Siocinonous | | |
| | | | mesochrono | 110 | |
| | | | mesocinono | ous | |
| CDC DUMMY I | NSERT_LIMIT_D | A TRA m | 0-f | 0 | TODO |
| | ABLE_CLK_SWIT | | 0.1 | core_clk_out | TODO |
| CORE_CER_DIS | ABEE_CER_5WII | GIRGA | • | core_cik_out | TODO |
| | | | core_clk_ou | ıf | |
| | | | • pld_clk | | |
| | | | pia_cik | | |
| CORE_CLK_DIV | IDFR | Num | | 4 | TODO |
| CORE_CER_DIV | IDLK | Tuili | • 1-2 | 7 | TODO |
| | | | • 4 | | |
| | | | • 8 | | |
| | | | • 16 | | |
| | | | 10 | | |
| CORE_CLK_OU | L CEI | Mux | | div_1 | TODO |
| CORL_CLK_OU | I_SEL | WIUX | • div_1 | div_i | TODO |
| | | | • div_1 | | |
| | | | uiv_2 | | |
| CORE_CLK_SEI | | Mux | | core_clk_out | TODO |
| COKL_CLK_SEL | 4 | IVIUA | • | core_cik_out | 1000 |
| | | | core all or | ıf | |
| | | | core_clk_ou • pld_clk | | |
| | | | - piu_cik | | |
| CORE_CLK_SOU | IRCE | Mux | | pll_fixed_clk | TODO |
| COKE_CEK_SO | JICE | IVIUA | . | pii_iixcu_cik | 1000 |
| | | | pll_fixed_cl | k | |
| | | | pii_iixcu_ci | N. | |
| | | | core_clk_in | | |
| | | | • pclk_in | | |
| | | | peik_iii | | |
| CVP_CLK_RESE | T | Bool | t/f | f | TODO |
| C 11 _CLK_KESE | 11 | D 001 | W 1 | | les on next page |

Table 10 – continued from previous page

| Name | Instance | Type | d from previous pa | Default | Documenta- |
|----------------------|-------------------------------------|-----------------|------------------------------------|---------------|------------------|
| | | Турс | | Delauit | tion |
| CVP_DATA_CO | | Bool | t/f | f | TODO |
| CVP_DATA_ENG | | Bool | t/f | f | TODO |
| CVP_ISOLATIO | | Bool | t/f | f | TODO |
| CVP_MODE_RE | SET | Bool | t/f | f | TODO |
| CVP_RATE_SEL | | Mux | • full_rate • half_rate | full_rate | TODO |
| DE- VICE_NUMBER | DATA | Ram | 00-1f | 0 | TODO |
| DEVSELTIM | | Mux | fast_devsel_ medium_de slow_devsel | vsel_decoding | in i gODO |
| DIS- ABLE_AUTO_C | RS | Bool | t/f | f | TODO |
| DIS- ABLE_CLK_SW | | Bool | t/f | f | TODO |
| DIS- ABLE_LINK_X2 | | Bool | t/f | f | TODO |
| DIS- ABLE_TAG_CH | ECK | Bool | t/f | f | TODO |
| EI_DELAY_POW | ERDOWN_COUN | T <u>R</u> DATA | 00-ff | 0 | TODO |
| EN- | R_HALF_RATE_M | Bool | t/f | f | TODO |
| EN- ABLE_CH01_PC | LK_OUT | Mux | • pclk_ch0 • pclk_ch1 | pclk_ch0 | TODO |
| EN- ABLE_CH0_PCI | K_OUT | Mux | pclk_central pclk_ch01 | pclk_central | TODO |
| EN- ABLE RX BUF | FER_CHECKING | Bool | t/f | f | TODO |
| EN- ABLE_RX_REO | | Bool | t/f | f | TODO |
| FASTB2BCAP | | Bool | t/f | f | TODO |
| FC_INIT_TIMER | DATA | Ram | 000-7ff | 0 | TODO |
| | L_TIMEOUT_CO | | 00-ff | 0 | TODO |
| | L_UPDATE_COU | | 00-1f | 0 | TODO |
| | = _ = _ = _ = = _ = = = = = = = = = | | - | o o o tino | |

Table 10 – continued from previous page

| Name Instance | Type | Values | Default | Documenta- tion |
|-----------------------------------|------|--|----------|--------------------|
| GEN12_LANE_RATE_MODE | Mux | • gen1 • gen1_gen | gen1 | TODO |
| HARD_RESET_BYPASS | Bool | t/f | f | TODO |
| IEI_ENABLE_SETTINGS | Mux | disabled disable_iei_l gen2_infe gen2_infe gen2_infe | disabled | TODO |
| JTAG_ID_DATA | Ram | 128 bits | 0 | TODO |
| L01_ENTRY_LATENCY_DATA | Ram | 00-1f | 0 | TODO |
| LANE_MASK | Mux | • x8 • x1 • x2 • x4 | x8 | TODO |
| LAT- TIM_RO_DATA | Ram | 00-7f | 0 | TODO |
| MDIO_CB_OPBIT_ENABLE | Bool | t/f | f | TODO |
| MEMWRINV | Mux | • ro • rw | ro | TODO |
| MILLISEC- OND_CYCLE_COUNT_DATA | Ram | 20 bits | 0 | TODO |
| MULTI_FUNCTION | Num | • 1-8 | 1 | TODO |
| NA- TIONAL_INST_THRU_ENHANCI | Bool | t/f | f | TODO |

Table 10 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------------|-----------------|----------------|-----------------------------|---------------|------------|
| Ivanic | mstarioc | Турс | values | Delault | tion |
| PCIE_MODE | | Mux | | an nativa | TODO |
| FCIE_MODE | | IVIUX | • an mativa | ep_native | 1000 |
| | | | • ep_native | | |
| | | | ep_legacy | | |
| | | | • rp | | |
| | | | • sw_up | | |
| | | | • sw_dn | | |
| | | | bridge | | |
| | | | • | | |
| | | | switch_mod | le | |
| | | | • | | |
| | | | shared_mod | le | |
| | | | | | |
| PCIE_SPEC_1P0 | COMPLIANCE | Mux | | spec_1p0a | TODO |
| | | | • | | |
| | | | spec_1p0a | | |
| | | | • spec_1p1 | | |
| | | | ~rr- | | |
| PCLK_OUT_SEL | | Mux | | core_clk_en | TODO |
| 10211_001_021 | | 171471 | • | 0010_0111_011 | 1020 |
| | | | core_clk_er | | |
| | | | • pclk_out | • | |
| | | | peik_out | | |
| PIPEX1_DEBUG | SEL | Bool | t/f | f | TODO |
| PLNIOTRI_GAT | <u> </u> | Bool | t/f | f | TODO |
| PORT_LINK_NU | MBER_DATA | Ram | 00-ff | 0 | TODO |
| REGIS- | | Bool | t/f | f | TODO |
| TER_PIPE_SIGN | ALS | | | | |
| | | ARRADRESS_DATA | 00-ff | 0 | TODO |
| | _MEMORY_SET | | 0000-ffff | 0 | TODO |
| RSTC- | | Ram | 20 bits | 0 | TODO |
| TRL_1MS_COU | T_FREF_CLK_V | ALUE | | | |
| RSTC- | | Ram | 20 bits | 0 | TODO |
| TRL_1US_COUN | T_FREF_CLK_VA | | | | |
| RSTC- | <u> </u> | Bool | t/f | f | TODO |
| TRL_ALTPE2_C | RST_N_INV | | | | |
| RSTC- | | Bool | t/f | f | TODO |
| TRL_ALTPE2_R | ST_N_INV | | | | |
| RSTC- | | Bool | t/f | f | TODO |
| TRL_ALTPE2_SE | RST_N_INV | | | | |
| RSTC- | | Bool | t/f | f | TODO |
| TRL_DEBUG_E | 1 | | | | |
| RSTC- | | Bool | t/f | f | TODO |
| TRL_FORCE_IN | ACTIVE_RST | | | | |

Table 10 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---|----------------|---------------|--------------|--------------|------------|
| | | .,,,, | | Doladit | tion |
| RSTC- | | Mux | | disabled | TODO |
| TRL_FREF_CLK | SELECT | IVIUA | disabled | disabica | 1000 |
| INL_INEF_CLN | LOULUCI | | • ch0_sel | | |
| | | | | | |
| | | | • ch1_sel | | |
| | | | • ch2_sel | | |
| | | | • ch3_sel | | |
| | | | • ch4_sel | | |
| | | | • ch5_sel | | |
| | | | • ch6_sel | | |
| | | | • ch7_sel | | |
| | | | • ch8_sel | | |
| | | | • ch9_sel | | |
| | | | • ch10_sel | | |
| | | | • ch11_sel | | |
| | | | | | |
| RSTC- | | Mux | | hard_rst_ctl | TODO |
| TRL_HARD_BL | OCK ENABLE | | • | | |
| | | | hard_rst_ctl | | |
| | | | • | | |
| | | | pld_rst_ctl | | |
| | | | pid_ist_cti | | |
| RSTC- | | Mux | | hip_not_ep | TODO |
| | | With | | inp_not_cp | TODO |
| | | | hin not en | | |
| | | | | | |
| | | | inp_cp | | |
| DCTC | | Rool . | t/f | f | TODO |
| | SARI F | DOOL | V1 | 1 | TODO |
| | | Muy | | disabled | TODO |
| | DIT TOCK SEL | | • disabled | disabica | 1000 |
| INL_WASK_IA | LI LL_LOCK_SEL | LCI | | | |
| | | | | | |
| | | | • cn4_sei | | |
| | | | -1.4.10 1 | | |
| | | | cn4_10_sel | | |
| DOTTO | | 7.6 | | 1, 1, 1, 1 | TODO |
| | DOME GET EGE | Mux | | disabled | TODO |
| TRL_OFF_CAL_ | DONE_SELECT | | | | |
| | | | | | |
| | | | • ch01_out | | |
| | | | • | | |
| | | | ch0123_out | | |
| | | | • | | |
| | | | ch0123_567 | 78_out | |
| | | | | | |
| RSTC- TRL_LTSSM_DI RSTC- TRL_MASK_TX_ RSTC- TRL_OFF_CAL_ | _PLL_LOCK_SEL | Bool Mux ECT | • | | TODO TODO |

Table 10 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|-----------------------|--------------|-------|--|------------|------------|
| | 7.5 | 7 5-5 | | | tion |
| RSTC- TRL_OFF_CAL | EN_SELECT | Mux | • disabled • ch0_out • ch01_out • ch0123_out • ch0123_56 | | TODO |
| RSTC- TRL_PERSTN_S | SELECT | Mux | • per- stn_pin • per- stn_pld | perstn_pin | TODO |
| RSTC- TRL_PERST_EN | JABLE | Mux | • level • neg_edge | level | TODO |
| RSTC- TRL_PLD_CLR | | Bool | t/f | f | TODO |
| RSTC- TRL_RX_PCS_F | RST_N_INV | Bool | t/f | f | TODO |
| RSTC- TRL_RX_PCS_F | RST_N_SELECT | Mux | • disabled • ch0_out • ch01_out • ch0123_out • ch0123456 | 78_out | TODO |

Table 10 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------------------|----------------|------------|---|-------------|------------|
| | | | | | tion |
| RSTC- | | Mux | | disabled | TODO |
| TRL_RX_PLL | _FREQ_LOCK_SEL | ECT | disabledch0_selch01_sel | | |
| | | | ch0123_se | 1 | |
| | | | ch0123_56 | | |
| | | | ch0123_56 | 578_phs_sel | |
| | | | ch01_phs_ | | |
| | | | ch0_phs_s | el | |
| RSTC- TRL_RX_PLL | _LOCK_SELECT | Mux | disabledch0_selch01_sel | disabled | TODO |
| | | | ch0123_se ch0123_56 | | |
| RSTC- TRL_RX_PM | A_RSTB_CMU_SEL | Mux ECT | • disabled | disabled | TODO |
| | | | ch1cmu_se | e l | |
| | | | ch4cmu_se | | |
| | | | ch4_10cm | u_sel | |
| RSTC- TRL_RX_PM | A_RSTB_INV | Bool | t/f | f | TODO |
| RSTC- TRL_RX_PM | A_RSTB_SELECT | Mux | disabledch0_outch01_out | disabled | TODO |
| | | | ch0123_ou | | |
| | | | ch0123456 | 578_10_out | |

Table 10 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- tion |
|-----------------------|----------|------|--|----------|--------------------|
| RSTC- TRL_TIMER_A_ | ТҮРЕ | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_A_ | VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_B_ | | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_B_ | VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_C_ | | Mux | disabledmilli_secsmi-cro_secsfref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_C_ | VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_D_ | | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_D_ | VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_E_ | | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_E_ | VALUE | Ram | 00-ff | 0 | TODO |

Table 10 – continued from previous page

| Name Instance | Туре | Values | Default | Documenta- tion |
|----------------------------|------|--|----------|--------------------|
| RSTC- TRL_TIMER_F_TYPE | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_F_VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_G_TYPE | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_G_VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_H_TYPE | Mux | disabledmilli_secsmi-cro_secsfref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_H_VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_I_TYPE | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_I_VALUE | Ram | 00-ff | 0 | TODO |
| RSTC- TRL_TIMER_J_TYPE | Mux | disabled milli_secs mi-cro_secs fref_cycles | disabled | TODO |
| RSTC- TRL_TIMER_J_VALUE | Ram | 00-ff | 0 | TODO |

Table 10 – continued from previous page

| | | led from previous p | | Decuments |
|---------------------------|----------------|------------------------------|-----------|------------|
| Name Instance | Туре | Values | Default | Documenta- |
| 2000 | | | | tion |
| RSTC- | Mux | | disabled | TODO |
| TRL_TX_CMU_PLL_LOCK_SEL | ECT | disabled | | |
| | | • ch1_sel | | |
| | | • ch4_sel | | |
| | | • | | |
| | | ch4_10_sel | | |
| | | | | |
| RSTC- | Mux | | disabled | TODO |
| TRL_TX_LC_PLL_LOCK_SELEC | CT | disabled | | |
| | | • ch1_sel | | |
| | | • ch7_sel | | |
| | | 6117 _5 61 | | |
| RSTC- | Mux | | disabled | TODO |
| TRL_TX_LC_PLL_RSTB_SELEC | | disabled | aisaoica | 1020 |
| TRE_TY_LC_T DE_ROTE_SELEC | 1 | • ch1_out | | |
| | | • ch7_out | | |
| | | - cii/_out | | |
| RSTC- | Bool | t/f | f | TODO |
| TRL_TX_PCS_RST_N_INV | 1001 | U1 | 1 | 1000 |
| RSTC- | Mux | | disabled | TODO |
| TRL_TX_PCS_RST_N_SELECT | Witax | disabled | disabled | 1000 |
| TRE_TA_Tes_RST_N_SEELET | | • ch0_out | | |
| | | • ch01_out | | |
| | | • chor_out | | |
| | | ch0123_ou | | |
| | | C110123_0u | 4 | |
| | | 1.0122456 | 70 | |
| | | ch0123456 | δ_out | |
| | | 1.0122.456 | 70.10 | |
| | | ch0123456 | /8_10_out | |
| RSTC- | Bool | t/f | f | TODO |
| TRL_TX_PMA_RSTB_INV | BOOI | V1 | 1 | 1000 |
| RSTC- | Bool | t/f | f | TODO |
| | DOOL | 1/1 | 1 | טעטו |
| TRL_TX_PMA_\$YNCP_INV | Marie | | dical-1-1 | TODO |
| RSTC- | Mux | | disabled | TODO |
| TRL_TX_PMA_\$YNCP_SELECT | | • disabled | | |
| | | • ch1_out | | |
| | | • ch4_out | | |
| | | • | | |
| | | ch4_10_ou | t | |
| | | | | |
| RXFRE- | Ram | 20 bits | 0 | TODO |
| QLK_CNT_DATA | | | | |
| RXFRE- | Bool | t/f | f | TODO |
| QLK_CNT_EN | | | | |
| RX_CDC_ALMOST_FULL_DATA | | 0-f | 0 | TODO |
| RX_L0S_COUNT_IDL_DATA | Ram | 00-ff | 0 | TODO |
| RX_PTR0_NONPOSTED_DPRAM | _ | 000-3ff | 0 | TODO |
| RX_PTR0_NONPOSTED_DPRAM | 1_MRIANin_DATA | 000-3ff | 0 | TODO |

Table 10 – continued from previous page

| | ole 10 – continue | | 0 | |
|--|-------------------|---------------|------------------|----------------------|
| Name Instance | Туре | Values | Default | Documenta- |
| | | | | tion |
| RX_PTR0_POSTED_DPRAM_MAX | K_ RDA NTA | 000-3ff | 0 | TODO |
| RX_PTR0_POSTED_DPRAM_MIN | _IRAffiA | 000-3ff | 0 | TODO |
| SIN- | Ram | 0-f | 0 | TODO |
| GLE_RX_DETECT_DATA | | | | |
| SKP_INSERTION_CONTROL | Bool | t/f | f | TODO |
| SKP_OS_SCHEDULE_COUNT_DA | | 000-7ff | 0 | TODO |
| SLOT- | Mux | 000 /11 | dy- | TODO |
| CLK_CFG | With | • dy- | namic_slotelkefg | 1000 |
| CER_EI G | | namic_slote | | |
| | | name_siou | ikeig | |
| | | static_slotel | leafactf | |
| | | static_stote | Keigon | |
| | | | 1 | |
| | | static_slotel | kcigon | |
| ar of programs | | 10 | | mon o |
| SLOT_REGISTER_EN | Bool | t/f | f | TODO |
| TEST- | Bool | t/f | f | TODO |
| MODE_CONTROL | | | | |
| TX_CDC_ALMOST_FULL_DATA | Ram | 0-f | 0 | TODO |
| TX_L0S_ADJUST | Bool | t/f | f | TODO |
| TX_SWING_DATA | Ram | 00-ff | 0 | TODO |
| USER ID DATA | Ram | 0000-ffff | 0 | TODO |
| USE_CRC_FORWARDING | Bool | t/f | f | TODO |
| VC0_CLK_ENABLE | Bool | t/f | f | TODO |
| VC0_RX_BUFFER_MEMORY_SET | | 0000-ffff | 0 | TODO |
| VC0_RX_FLOW_CTRL_COMPL_D | | 000-fff | 0 | TODO |
| VC0_RX_FLOW_CTRL_COMPL_H | | 00-ff | 0 | TODO |
| VC0_RX_FLOW_CTRL_NONPOST | | 00-ff | 0 | TODO |
| T — — | | | | |
| VC0_RX_FLOW_CTRL_NONPOST | | | 0 | TODO |
| VC0_RX_FLOW_CTRL_POSTED_I | _ | 000-fff | 0 | TODO |
| VC0_RX_FLOW_CTRL_POSTED_I | | 00-ff | 0 | TODO |
| VC1_CLK_ENABLE | Bool | t/f | f | TODO |
| VC_ENABLE | Bool | t/f | f | TODO |
| VSEC_CAP_DATA | Ram | 0-f | 0 | TODO |
| VSEC_ID_DATA | Ram | 0000-ffff | 0 | TODO |
| ASPM_OPTIONAI0FTY | Bool | t/f | f | TODO |
| BAR0_64BIT_MEMI_7SPACE | Bool | t/f | f | TODO |
| BARO_IO_SPACE 0-7 | Bool | t/f | f | TODO |
| BARO PREFETCHABLE | Bool | t/f | f | TODO |
| BARO_SIZE_MASK-7DATA | Ram | 28 bits | 0 | TODO |
| BAR1 64BIT MEM-7SPACE | Mux | 20 010 | disabled | TODO |
| DINI_OTDII_NILIVE_STACE | IVIUA | disabled | aisaoica | 1000 |
| | | • enabled | | |
| | | • all_one | | |
| | | all_one | | |
| DADI IO CDACE O Z | D = =1 | 1/f | £ | TODO |
| BAR1_IO_SPACE 0-7 | Bool | t/f | f | TODO |
| BAR1_PREFETCHATBLE | Bool | t/f | f | TODO |
| | | | _ | |
| BAR1_SIZE_MASK-7DATA | Ram | 28 bits | 0 | TODO |
| BAR1_SIZE_MAS&_7DATA BAR2_64BIT_MEM_7SPACE BAR2_IO_SPACE 0-7 | | | 0 f | TODO TODO TODO |

Table 10 – continued from previous page

| | Table 10 – continued from previous page | | | | | | |
|------------------------|---|------|--|----------|--------------------|--|--|
| Name I | nstance | Туре | Values | Default | Documenta- tion | | |
| BAR2_PREFETCH | ABLE | Bool | t/f | f | TODO | | |
| BAR2_SIZE_MASE | | Ram | 28 bits | 0 | TODO | | |
| BAR3_64BIT_MEN | _ | Mux | disabledenabledall_one | disabled | TODO | | |
| BAR3_IO_SPACE (|)-7 | Bool | t/f | f | TODO | | |
| BAR3_PREFETCH | ABLE | Bool | t/f | f | TODO | | |
| BAR3_SIZE_MASE | <u>X-7</u> DATA | Ram | 28 bits | 0 | TODO | | |
| BAR4_64BIT_MEN | ØF <u>7</u> SPACE | Bool | t/f | f | TODO | | |
| BAR4_IO_SPACE (|)-7 | Bool | t/f | f | TODO | | |
| BAR4_PREFETCH | | Bool | t/f | f | TODO | | |
| BAR4_SIZE_MASE | | Ram | 28 bits | 0 | TODO | | |
| BAR5_64BIT_MEN | | Mux | disabledenabledall_one | disabled | TODO | | |
| BAR5_IO_SPACE (|)-7 | Bool | t/f | f | TODO | | |
| BAR5 PREFETCH | | Bool | t/f | f | TODO | | |
| BAR5_SIZE_MASE | | Ram | 28 bits | 0 | TODO | | |
| BRIDGE_PORT_S | _ | Bool | t/f | f | TODO | | |
| BRIDGE_PORT_V | _ | Bool | t/f | f | TODO | | |
| CLASS_CODE_DA | | Ram | 24 bits | 0 | TODO | | |
| TION_TIMEOUT | 0-7 | Mux | cmpl_a cmpl_abc cmpl_abcd cmpl_b cmpl_bc cmpl_bcd disabled | cmpl_a | TODO | | |
| _ | 0-7 | Bool | t/f | f | TODO | | |
| _ |)-7 | Bool | t/f | f | TODO | | |
| _ |)-7 | Bool | t/f | f | TODO | | |
| _ |)-7 | Bool | t/f | f | TODO | | |
| _ |)-7 | Bool | t/f | f | TODO | | |
| D3_COLD_PME (|)-7 | Bool | t/f | f | TODO | | |
| D3_HOT_PME (|)-7 | Bool | t/f | f | TODO | | |
| DEEMPHA- SIS_ENABLE |)-7 | Bool | t/f | f | TODO | | |
| DE- VICE_ID_DATA |)-7 | Ram | 0000-ffff | 0 | TODO | | |
| | 0-7 NIT | Bool | t/f | f | TODO | | |

70

Table 10 – continued from previous page

| NI | | | d from previous pa | - | December |
|---------------|------------------------|-------------------|--------------------|-------------|------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | _ | tion |
| DIFF- | 0-7 | Ram | 00-ff | 0 | TODO |
| CLOCK_NFTS_0 | | | | | |
| DIS- | 0-7 | Bool | t/f | f | TODO |
| ABLE_SNOOP_I | | | | | |
| | E PO RT_SUPPORT | Bool | t/f | f | TODO |
| ECRC_CHECK_ | | Bool | t/f | f | TODO |
| ECRC_GEN_CA | | Bool | t/f | f | TODO |
| EIE_BEFORE_N | F70S7_COUNT_DAT | ARam | 0-f | 0 | TODO |
| ELEC- | 0-7 | Bool | t/f | f | TODO |
| TROMECH_INT | ERLOCK | | | | |
| EN- | 0-7 | Bool | t/f | f | TODO |
| ABLE_COMPLE | TION_TIMEOUT_ | DISABLE | | | |
| EN- | 0-7 | Bool | t/f | f | TODO |
| ABLE_FUNCTION | N_MSIX_SUPPO | RT | | | |
| EN- | 0-7 | Bool | t/f | f | TODO |
| ABLE_LOS_ASP | M | | | | |
| EN- | 0-7 | Bool | t/f | f | TODO |
| ABLE_L1_ASPM | 1 | | | | |
| END- | 0-7 | Ram | 0-7 | 0 | TODO |
| POINT_L0_LAT | ENCY DATA | | | - | |
| END- | 0-7 | Ram | 0-7 | 0 | TODO |
| POINT_L1_LAT | ENCY DATA | | | - | |
| EXPAN- | 0-7 | Ram | 32 bits | 0 | TODO |
| | DRESS_REGISTE | | 02 0100 | | 1020 |
| EX- | 0-7 | Bool | t/f | f | TODO |
| TEND_TAG_FIE | LD | 2001 | | - | 1020 |
| FLR_CAPABILIT | | Bool | t/f | f | TODO |
| | COK-7NFTS_COUN | | 00-ff | 0 | TODO |
| | OCK_NFTS_COU | | 00-ff | 0 | TODO |
| HOT_PLUG_SU | | Ram | 00-7f | 0 | TODO |
| INDICA- | 0-7 | Ram | 0-7 | 0 | TODO |
| TOR_DATA | | Kum | | O | ТОВО |
| IN- | 0-7 | Bool | t/f | f | TODO |
| TEL_ID_ACCES | | D001 | V1 | 1 | TODO |
| INTER- | 0-7 | Mux | | disabled | TODO |
| RUPT_PIN | 0-7 | Mux | disabled | uisableu | ТОВО |
| KUFI_FIIN | | | | | |
| | | | • inta | | |
| | | | • intb | | |
| | | | • intc | | |
| | | | • intd | | |
| TO MINIDOM 4 | DWB MADAIA |) M | | 11 1. 1 . 1 | TODO |
| IO_WINDOW_A | DMK_MIDIH | Mux | 4: . 1.1 . 1 | disabled | TODO |
| | | | • disabled | | |
| | | | • win- | | |
| | | | dow_16_bit | | |
| | | | • win- | | |
| | | | dow_32_bit | | |
| | LAVE DIESE CO | | | | mon o |
| L0_EXIT_LATE | NOY7_DIFFCLOCK | _ LKA ithA | 0-7 | 0 | TODO |

Table 10 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------------|---------------------------|------------------|--|----------|------------|
| | | | | | tion |
| | NOY7_SAMECLOC | | 0-7 | 0 | TODO |
| | VOY7_DIFFCLOCK | | 0-7 | 0 | TODO |
| L1_EXIT_LATE | NOY7_SAMECLOC | K <u>R</u> DANTA | 0-7 | 0 | TODO |
| L2_ASYNC_LOG | 5 10 -7 | Bool | t/f | f | TODO |
| LOW_PRIORITY | _0/-07 | Bool | t/f | f | TODO |
| MAXI- | 0-7 | Ram | 0-7 | 0 | TODO |
| MUM_CURREN | T_DATA | | | | |
| MAX_LINK_WI | DOH | Mux | disabled x4 x2 x1 x8 | disabled | TODO |
| MAX_PAYLOAD | SIZE | Num | • 128 • 256 • 512 | 128 | TODO |
| MSIX_PBA_BIR | Ю А7ГА | Ram | 0-7 | 0 | TODO |
| MSIX_PBA_OFF | SE-77_DATA | Ram | 29 bits | 0 | TODO |
| MSIX_TABLE_E | I R - D ATA | Ram | 0-7 | 0 | TODO |
| MSIX_TABLE_C | PFSET_DATA | Ram | 29 bits | 0 | TODO |
| MSIX_TABLE_S | IZOE7_DATA | Ram | 000-7ff | 0 | TODO |
| MSI_64BIT_ADI | ROESSING_CAPAI | BIE Fool | t/f | f | TODO |
| MSI_MASKING | COATPABLE | Bool | t/f | f | TODO |
| MSI_MULTI_ME | SSAGE_CAPABLI | E Num | • 1-2 • 4 • 8 • 16 • 32 | 1 | TODO |
| MSI_SUPPORT | 0-7 | Bool | t/f | f | TODO |
| NO_COMMAND | _ CO MPLETED | Bool | t/f | f | TODO |
| NO_SOFT_RESE | T0-7 | Bool | t/f | f | TODO |
| PCIE_SPEC_VEI | | Num | • 0-2 | 0 | TODO |

Table 10 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|-----------------|----------------|---------------------------|-----------|------------|
| | | 71 | | | tion |
| PORT- | 0-7 | Mux | | ep_native | TODO |
| TYPE_FUNC | | | • ep_native | r | |
| | | | • ep_legacy | | |
| | | | • rp | | |
| | | | • sw_up | | |
| | | | • sw_dn | | |
| | | | • bridge | | |
| | | | • | | |
| | | | switch mod | le | |
| | | | • | | |
| | | | shared_mod | le | |
| | | | 511 41 0 4 _1110 0 | | |
| PREFETCH- | 0-7 | Num | | 0 | TODO |
| | NDOW_ADDR_W | | • 0 | | |
| | | | • 32 | | |
| | | | • 64 | | |
| | | | | | |
| REVI- | 0-7 | Ram | 00-ff | 0 | TODO |
| SION_ID_DATA | | | | | |
| ROLE_BASED_E | RRØR_REPORTIN | (B ool | t/f | f | TODO |
| RX_EI_L0S | 0-7 | Bool | t/f | f | TODO |
| SAME- | 0-7 | Ram | 00-ff | 0 | TODO |
| CLOCK_NFTS_C | | | | | |
| SLOT_NUMBER | | Ram | 0000-1fff | 0 | TODO |
| SLOT_POWER_I | | Ram | 00-ff | 0 | TODO |
| SLOT_POWER_S | | Ram | 0-3 | 0 | TODO |
| SSID_DATA | 0-7 | Ram | 0000-ffff | 0 | TODO |
| SSVID_DATA | 0-7 | Ram | 0000-ffff | 0 | TODO |
| SUBSYS- | 0-7 | Ram | 0000-ffff | 0 | TODO |
| TEM_DEVICE_I | | D | 0000 55 | | mon o |
| SUBSYS- | 0-7 | Ram | 0000-ffff | 0 | TODO |
| TEM_VENDOR_ | | D 1 | . 16 | 6 | mon o |
| SUR- | 0-7 | Bool | t/f | f | TODO |
| | RROR_SUPPORT | D 1 | . 15 | C | TODO |
| | 0-7 | Bool | t/f | f | TODO |
| VC_ARBITRATI | | Bool | t/f | f | TODO |
| VEN- | 0-7 | Ram | 0000-ffff | 0 | TODO |
| DOR_ID_DATA | GEFADDD LIGED | D | 000.25 | | TODO |
| | SE5ADDR_USER | | 000-3ff | 0 | TODO |
| CVP_MDIO_DIS | | Bool | t/f | f | TODO |
| DFT_BROADCA | | Bool | t/f | f | TODO |
| | DIG-5CSR_CTRL_1 | Bool | t/f | f | TODO |
| POWER_ISOLAT | TION_EN_1_DATA | Bool | t/f | f | TODO |

2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

74

| Name | Туре | Values | Default | Documentation |
|-----------------|-----------|---|---------|---------------|
| A5_COUNTER_INIT | Num | . 2 | 3 | TODO |
| | | • 3 | | |
| | | • 12 • 24 | | |
| | | • 40 | | |
| | | • 48 | | |
| | | • 72 | | |
| | | • 80 | | |
| | | • 96 | | |
| | | 7 90 | | |
| ALOAD_INVERT_E | NBool | t/f | f | TODO |
| ARMSTRONG_EN | Bool | t/f | f | TODO |
| DE- | Bool | t/f | f | TODO |
| LAY_CHAIN_GLITO | CHCTRL_EN | | | |
| DE- | Mux | . 1-:47 | static | TODO |
| LAY_CONTROL | | • bit7 | | |
| | | • static | | |
| DLL_ADDI_EN | Bool | t/f | f | TODO |
| DLL_INPUT | Mux | | VSS | TODO |
| DEE_II VI O I | IVIUX | • vss | 733 | 1020 |
| | | • sd_pll0 | | |
| | | • sd_pll1 | | |
| | | • cn_pll0 | | |
| | | • cn_pll1 | | |
| | | • tb_pll0 | | |
| | | • tb_pll1 | | |
| DLL_RD_PD | Ram | 0-7 | 0 | TODO |
| JIT- | Bool | t/f | t | TODO |
| TER_COUNTER_EN | 1 | | | |
| JIT- | Bool | t/f | t | TODO |
| TER_REDUCE_EN | | | | |
| RB_CO | Ram | 0-3 | 3 | TODO |
| STATIC_DLL_SETT | | 00-7f | 0 | TODO |
| UPDNEN_EN | Bool | t/f | t | TODO |
| UPNDNIN | Mux | • bit4 | core | TODO |
| | | • core | | |
| | | | | |
| UPNDNIN_EN | Bool | t/f | t | TODO |
| UPND- | Bool | t/f | t | TODO |
| NIN_INVERT_EN | | | | |
| UPND- | Bool | t/f | t | TODO |
| NIN_INV_EN | | | | |
| UPWNDCORE | Mux | 1 | upndn | TODO |
| | | • upndn | | |
| | | • updnen | | |
| | | up_ndnrefclk | | |
| | | • reicik | | |
| USE_ALOAD | Bool | t/f | t | TODO |
| OSE_ALOAD | וטטטו | U I | ι | וטטט |

| Port Name | Instance | Port bits | Route node type | Documentation |
|------------------|----------|-----------|-----------------|---------------|
| ASYNC_LOAD | | | GOUT | TODO |
| CTRL_OUT | | 0-6 | GIN | TODO |
| LOCKED | | | GIN | TODO |
| UPNDN_IN | | | GOUT | TODO |
| UPNDN_IN_CLK_ENA | | | GOUT | TODO |
| UPNDN_OUT | | | GIN | TODO |

| Port Name | In- | Port bits | Dir | Remote port | Documentation |
|-----------|--------|-----------|-----|--------------|---|
| | stance | | | | |
| CLKIN | | | < | FPLL:CLKDOUT | Dedicated differential I/O PLL counter to DLL |

2.3.15 **SERPAR**

Unclear yet.

TODO: everything

| Name | Туре | Values | Default | Documentation |
|--------------|------|--|----------|---------------|
| ENSER_SELECT | Mux | disabledblock_0block_1block_2block_3 | disabled | TODO |

2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

| Name | Instance | Туре | Values | Default | Documenta- tion |
|---------------|------------------------------|------|--------|---------|--------------------|
| ADDI_EN | | Bool | t/f | f | TODO |
| CO_DELAY | | Ram | 0-3 | 3 | TODO |
| DLL_SEL | | Ram | 0-1 | 0 | TODO |
| FBOUT0_DELAY | | Ram | 0-3 | 0 | TODO |
| FBOUT0_DELAY | _PWR_SVG_EN | Bool | t/f | t | TODO |
| FBOUT1_DELAY | 7 | Ram | 0-3 | 0 | TODO |
| FBOUT1_DELAY | _PWR_SVG_EN | Bool | t/f | t | TODO |
| PHY- | | Bool | t/f | f | TODO |
| CLK_GATING_D | OIS | | | | |
| PHYCLK_SEL | | Ram | 0-3 | 0 | TODO |
| PHY- | | Bool | t/f | f | TODO |
| CLK_SEL_INV_I | EN | | | | |
| CLK_DELAY | 0-3 | Ram | 0-3 | 0 | TODO |
| CLK_DELAY_PV | V R - <u>3</u> SVG_EN | Bool | t/f | f | TODO |
| CLK_GATING_D | IIO -3 | Bool | t/f | f | TODO |
| CORE_INV_EN | 0-3 | Bool | t/f | f | TODO |
| DE- | 0-3 | Mux | • core | core | TODO |
| LAY_CLK_SEL | | | • pll | | |
| PLL_SEL | 0-3 | Num | • 1-3 | 1 | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------|---------------|
| | | | < | HMC | TODO |

2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

TODO: everything

| Name | Туре | Values | Default | Documentation |
|------------------------------|-----------------|---------------------------------|---------------------|----------------------|
| CALCLR_EN | Bool | t/f | f | TODO |
| CAL_MODE | Mux | | disabled | TODO |
| _ | | • disabled | | |
| | | • rs_12_15v | | |
| | | • rs_18_30v | | |
| CI VENIUSD INV | Do al | t/f | f | TODO |
| CLKENUSR_INV ENSERUSR INV | Bool Bool | t/f | f | TODO |
| INTOSC 2 EN | Bool | t/f | | TODO |
| NCLRUSR INV | | t/f | f | TODO |
| _ | Bool Bool | t/f | f | TODO |
| PLLBIAS_EN POWERUP | | t/f | f | TODO |
| | Bool | V1 | | |
| RSADJUST_VAL | Mux | disabled | disabled | TODO |
| | | • rsadjust_10 | | |
| | | • rsadjust_6p5 | | |
| | | • rsadjust_3 | | |
| | | • rsadjust_m3 | | |
| | | rsadjust_m6 | | |
| | | rsadjust_m9 | | |
| | | • rsadjust_m12 | | |
| | | | | |
| RSHIFT_RDOWN_D | I S Bool | t/f | f | TODO |
| RSHIFT_RUP_DIS | Bool | t/f | f | TODO |
| RSMULT_VAL | Mux | . 4:1-1-4 | rsmult_1 | TODO |
| | | • disabled | | |
| | | • rsmult_1 | | |
| | | • rsmult_2 • rsmult_3 | | |
| | | • rsmult_4 | | |
| | | • rsmult_5 | | |
| | | • rsmult_6 | | |
| | | • rsmult_7 | | |
| | | • rsmult_10 | | |
| | | ismat_10 | | |
| RTADJUST VAL | Mux | | disabled | TODO |
| 101120001_112 | 112011 | disabled | | 1020 |
| | | • rtadjust_2p5v | | |
| | | • rtad- | | |
| | | just_1p5_1p8v | | |
| | | | | |
| RTMULT_VAL | Mux | • disabled | rtmult_1 | TODO |
| | | • rtmult 1 | | |
| | | • rtmult_2 | | |
| | | • rtmult_3 | | |
| | | • rtmult_4 | | |
| | | • rtmult_5 | | |
| | | • rtmult_6 | | |
| | | _ | | |
| SCANEN_INV | Bool | t/f | f | TODO |
| TEST_0_EN | Bool | t/f | f | TODO |
| TEST_1_EN | Bool | t/f | f | TODO |
| TEST_4_EN | Bool | t/f | f | TODO |
| TEST_5_EN | Bool | t/f | f | TODO |
| _USER_OCT_INV | Bool | t/f | f | TODO |
| 78VREFH_LEVEL | Mux | Ch | apter 2. CycloneV i | nternals description |
| | | • vref_m | | |
| | | • vref_l | | |
| | | • vref_h | | |

2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

| Name | Instance | Туре | Values | Default | Documenta- tion |
|---------------|--------------|------|--|----------------------------------|--------------------|
| FPLL_DRV_EN | | Bool | t/f | t | TODO |
| | SEL_IQ_TX_RX | | iq_tx_rx_ iq_tx_rx_ iq_tx_rx_ iq_tx_rx_ iq_tx_rx_ iq_tx_rx_ iq_tx_rx_ pd | _clk1 _clk2 _clk3 _clk4 | TODO |
| FPLL_SEL_IQ_1 | X_RX_CLK | Mux | iq_tx_rx_ iq_tx_rx_ iq_tx_rx_ pd | _clk1 | TODO |
| FPLL_SEL_REF | IQCLK | Mux | • ffpll_top ref_iqclk ref_iqclk ref_iqclk ffpll_bot pd | 1 2 | TODO |
| FPLL_SEL_RX_ | IQCLK | Mux | rx_iqclk0 rx_iqclk1 rx_iqclk2 rx_iqclk3 pd | 2 | TODO |

Table 11 – continued from previous page

| Name Instance | Туре | Values | Default | Documenta- |
|-----------------------------|------|---|-----------|--------------|
| HCLK_TOP_OUT_DRIVER | Mux | tristateup_endown_en | down_en | tion TODO |
| SEG- MENTED_0_UP_MUX_SEL | Mux | other_segnpd_1ch0_txpll | ch0_txpll | TODO |
| X6_DRIVER_EN | Bool | t/f | f | TODO |
| AUTO_NEGOTIATION | Bool | t/f | f | TODO |
| CDR_PLL_ATB 0-2 | Ram | 0-f | 0 | TODO |
| CDR_PLL_BBPD_@2K0_OFFSET | Mux | • delta_0 • delta_1_lef | | TODO |
| | | delta_2_lef delta_3_lef | | |
| | | delta_4_lef | | |
| | | delta_5_lef delta_6_lef | | |
| | | delta_7_lef | | |
| | | delta_1_rig | tht | |
| | | delta_2_rig | | |
| | | delta_3_rig delta_4_rig | | |
| | | delta_4_rig | | |
| | | delta_6_rig | | |
| | | • delta_7_rig | tht | |

Table 11 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|--------------|------------------------|------|---------------|---------|------------|
| | | | | | tion |
| CDR_PLL_BBPD |)_©£ K180_OFFSE | ГМих | • delta_0 | delta_0 | TODO |
| | | | • delta_1_lef | t t | |
| | | | delta_2_lef | [[| |
| | | | delta_3_lef | t | |
| | | | delta_4_lef | t I | |
| | | | delta_5_left | t | |
| | | | delta_6_lef | t | |
| | | | delta_7_lef | t | |
| | | | delta_1_rig | ht | |
| | | | delta_2_rig | ht | |
| | | | delta_3_rig • | | |
| | | | delta_4_rig | | |
| | | | delta_5_rig | | |
| | | | delta_6_rig | | |
| | | | delta_7_rig | ht | |

Table 11 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|--------------|------------------------|------|-------------|----------|------------|
| | | | | | tion |
| CDR_PLL_BBPI | _ @ LK270_OFFSE | ГМих | | delta_0 | TODO |
| | | | • delta_0 | | |
| | | | • | | |
| | | | delta_1_lef | t | |
| | | | delta_2_lef | | |
| | | | delta_3_lef | | |
| | | | • | | |
| | | | delta_4_lef | | |
| | | | delta_5_lef | [| |
| | | | delta_6_lef | | |
| | | | delta_7_lef | | |
| | | | delta_1_rig | ht | |
| | | | delta_2_rig | ht | |
| | | | delta_3_rig | ht | |
| | | | delta_4_rig | ht | |
| | | | delta_5_rig | ht | |
| | | | delta_6_rig | ht | |
| | | | delta_7_rig | ht | |
| | | | | | |

Table 11 – continued from previous page

| Nama | | | Values | | Dooumonto |
|----------------|------------------------|--------|-----------------------------|---------|------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | | tion |
| CDR_PLL_BBPD | _© ₽K90_OFFSET | Mux | | delta_0 | TODO |
| | | | • delta_0 | | |
| | | | • | | |
| | | | delta_1_left | | |
| | | | • | | |
| | | | delta_2_left | | |
| | | | • | | |
| | | | delta_3_left | | |
| | | | • | | |
| | | | delta_4_left | | |
| | | | • | | |
| | | | delta_5_left | • | |
| | | | • | | |
| | | | delta_6_left | | |
| | | | dena_0_ien | • | |
| | | | dalta 7 laft | | |
| | | | delta_7_left | | |
| | | | 1.14. 1 | | |
| | | | delta_1_rigl | nt | |
| | | | • | | |
| | | | delta_2_rigl | nt | |
| | | | • | | |
| | | | delta_3_rigl | nt | |
| | | | • | | |
| | | | delta_4_rigl | nt | |
| | | | • | | |
| | | | delta_5_rigl | nt | |
| | | | • | | |
| | | | delta_6_rigl | nt | |
| | | | • | | |
| | | | delta_7_rigl | nt | |
| | | | | | |
| CDR_PLL_BBPD |) (SIPI | Mux | | normal | TODO |
| CDR_1 EE_BB1 E | | 1110/1 | normal | normar | 1020 |
| | | | • testmux | | |
| | | | - wsunux | | |
| CDR_PLL_CGB_ | OUT TY EN | Rool | t/f | f | TODO |
| | | Bool | | | |
| CDR_PLL_CLOC | | Bool | t/f | f | TODO |
| | NTOER_PD_CLK_D | | t/f | f | TODO |
| CDR_PLL_CPUN | 110_ CURRENT_TE | SMux | | normal | TODO |
| | | | normal | | |
| | | | disable | | |
| | | | test_down | | |
| | | | test_up | | |
| | | | - | | |
| CDR PLL CP R | GO-24_BYPASS_EN | Bool | t/f | f | TODO |
| | _R-EV_LOOPBACI | | t/f | f | TODO |
| | DOCK_MODE_E | | t/f | t | TODO |
| | | 12001 | W.1 | | 1000 |

Table 11 – continued from previous page

| Name | | | | - | Dooumonto |
|---------------|----------------|--------|-----------------------------|---------|------------|
| name | Instance | Type | Values | Default | Documenta- |
| | | | | | tion |
| CDR_PLL_FB_S | SED-2 | Mux | | vco_clk | TODO |
| | | | vco_clk | | |
| | | | • exter- | | |
| | | | nal_clk | | |
| | | | _ | | |
| CDR PLL FREE | P_PPM_DIV2_EN | Bool | t/f | f | TODO |
| | N_ODETECTION_E | | t/f | f | TODO |
| | RŒ2PHASELOCK | | t/f | f | TODO |
| | HUET_POWER_TA | | 0-3 | 1 | TODO |
| CDR_PLL_L_CC | | Num | 0 3 | 1 | TODO |
| CDK_I LL_L_CC | JUNI LK | INUIII | • 1-2 | 1 | 1000 |
| | | | | | |
| | | | • 4 | | |
| | | | • 8 | | |
| | <u> </u> | | | | |
| CDR_PLL_M_C | ΨΨ ΥΕR | Num | _ | 20 | TODO |
| | | | • 0 | | |
| | | | • 4-5 | | |
| | | | • 8 | | |
| | | | • 10 | | |
| | | | • 12 | | |
| | | | • 16 | | |
| | | | • 20 | | |
| | | | • 25 | | |
| | | | • 32 | | |
| | | | • 40 | | |
| | | | | | |
| | | | • 50 | | |
| CDD DIT ON | 0.2 | D = =1 | 4/C | r | TODO |
| CDR_PLL_ON | 0-2 | Bool | t/f | f | TODO |
| CDR_PLL_PCIE | _HKEQ_MHZ | Num | | 100 | TODO |
| | | | • 100 | | |
| | | | • 125 | | |
| | | | | | |
| CDR_PLL_PD_C | POPMP_CURRENT | _NAm | | 5 | TODO |
| | | | • 5 | | |
| | | | • 10 | | |
| | | | • 20 | | |
| | | | • 30 | | |
| | | | • 40 | | |
| | | | - +0 | | |
| CDR_PLL_PD_I | COLINTED | Num | | 1 | TODO |
| CDK_PLL_PD_L | LUUNIEK | Num | 1.2 | 1 | TODO |
| | | | • 1-2 | | |
| | | | • 4 | | |
| | | | • 8 | | |
| | | | | | |

Table 11 – continued from previous page

| Name Instance | Туре | Values | Default | Documenta- |
|-------------------------------|---------|------------------------------|------------|------------|
| | | | | tion |
| CDR_PLL_PFD_CPQMP_CURREN | TNUA | | 20 | TODO |
| | | • 5 | | |
| | | • 10 | | |
| | | • 20 | | |
| | | • 30 | | |
| | | • 40 | | |
| | | • 50 | | |
| | | • 60 | | |
| | | | | |
| | | • 80 | | |
| | | • 100 | | |
| | | • 120 | | |
| CDD DIT DEE ONW DIV | NI | | 1 | TODO |
| CDR_PLL_REF_C042_DIV | Num | 1.2 | 1 | TODO |
| | | • 1-2 | | |
| | | • 4 | | |
| | | • 8 | | |
| CDD DLI DECLIOATOD DIC DO | C M | | | TODO |
| CDR_PLL_REGUIQA2TOR_INC_PC | ı ıvıux | 0 | p5 | TODO |
| | | • p0 | | |
| | | • p5 | | |
| | | • p10 | | |
| | | • p15 | | |
| | | • p20 | | |
| | | • p25 | | |
| | | disabled | | |
| | | | | |
| CDR_PLL_REPLIOA_BIAS_DIS | Bool | t/f | f | TODO |
| CDR_PLL_RESERVE_LOOPBACK | | t/f | f | TODO |
| CDR_PLL_RIPPL_CAP_CTRL_EN | | t/f | f | TODO |
| CDR_PLL_RXPLL0_2D_BW_CTRL | Num | . 170 | 300 | TODO |
| | | • 170 | | |
| | | • 240 | | |
| | | • 300 | | |
| | | • 600 | | |
| CDD DLI DVDILOBED DW CODY | N. N. | | 2200 | TODO |
| CDR_PLL_RXPLL0_2FD_BW_CTR | LINUM | 1600 | 3200 | TODO |
| | | • 1600 | | |
| | | • 3200 | | |
| | | • 4800 | | |
| | | • 6400 | | |
| CDR_PLL_TXPLL0#ICLK_DRIVE | D DEALI | t/f | f | TODO |
| CDR_PLL_VCO_AUTO_RESET_E | _ | t/f | t | TODO |
| CDR_PLL_VCO_OWERANGE_REF | | 0-3 | 2 | TODO |
| CDR_PLL_VLOCKO_MONITOR | Mux | 0-3 | mon_clk | TODO |
| CDIV_1 DD_ 1 DOUBLANDINI1 OIX | IVIUA | • mon_clk | IIIOII_CIK | 1000 |
| | | • mon_data | | |
| | | - mon_data | | |
| CVP_EN 0-2 | Bool | t/f | f | TODO |
| CVI_LIN U-2 | וטטע | W1 | 1 continu | |

Table 11 – continued from previous page

| Name Inst | ance | Туре | Values | Default | Documenta- tion |
|--------------------|------------|-------|---|---------|--------------------|
| DPRIO_REG_PLD0P2\ | AA IF BADD | RR am | 000-7ff | | TODO |
| FORCE_MDIO_DIG-20 | | Bool | t/f | f | TODO |
| HCLK_PCS_DRIVER | | Bool | t/f | f | TODO |
| INT_EARLY_EIQSO_SI | | Mux | U1 | pcs | TODO |
| | | Mux | pcscore | pes | 1000 |
| INT_FFCLK_EN 0-2 | | Bool | t/f | f | TODO |
| INT_LTR_SEL 0-2 | | Mux | | pcs | TODO |
| | | | pcscore | r | |
| INT_PCIE_SWITCOH2S | SEL | Mux | • pcs • core | pcs | TODO |
| INT_TXDERECTRX2S | SEL | Mux | • pcs • core | pcs | TODO |
| INT_TX_ELEC_IDLE | _SEL | Mux | • pcs • core | pcs | TODO |
| IQ_CLK_TO_CH20SE | ÜL | Mux | ffpll_top ffpll_bot ref_clk0 ref_clk1 ref_clk2 ref_clk3 rx_clk0 rx_clk1 rx_clk1 rx_clk2 rx_clk3 pd_pma | pd_pma | TODO |

Table 11 – continued from previous page

| Name | Instance | Type | Values | Default | Documenta- |
|----------------|-----------------------|----------------|-------------|----------|-----------------|
| | | | | | tion |
| IQ_TX_RX_CLk | _A-B_SEL | Mux | | tristate | TODO |
| | | | • | | |
| | | | a_pma_rx_l | p_pma_rx | |
| | | | • | | |
| | | | a_pcs_rx_b | _pcs_rx | |
| | | | • | | |
| | | | a_pma_tx_b | _pma_rx | |
| | | | • | | |
| | | | a_pcs_tx_b | _pcs_tx | |
| | | | • | | |
| | | | a_tri_b_pcs | Lrx | |
| | | | a tri h nas | tv | |
| | | | a_tri_b_pcs | _tx _ | |
| | | | a_pcs_tx_b | tri | |
| | | | • tristate | _u1 | |
| | | | - tristate | | |
| IQ_TX_RX_TO_ | CBL2FB | Mux | | pd | TODO |
| 10_111_101_10_ | | 1710/1 | • clk0 | Pu | 1020 |
| | | | • clk1 | | |
| | | | • clk2 | | |
| | | | • pd | | |
| | | | r · | | |
| PCLK0_SEL | 0-2 | Ram | 0-7 | 0 | TODO |
| PCLK1_SEL | 0-2 | Ram | 0-7 | 0 | TODO |
| PCLK_SEL | 0-2 | Mux | | tristate | TODO |
| | | | • | | |
| | | | a_pma_rx_l | p_pma_rx | |
| | | | • | | |
| | | | a_pcs_rx_b | _pcs_rx | |
| | | | • | | |
| | | | a_pma_tx_b | o_pma_rx | |
| | | | • | | |
| | | | a_pcs_tx_b_ | _pcs_tx | |
| | | | a_tri_b_pcs | rv | |
| | | | a_u1_b_pcs | _1 X | |
| | | | a_tri_b_pcs | fy | |
| | | | | _~· | |
| | | | a_pcs_tx_b | tri | |
| | | | • tristate | - | |
| | | | | | |
| RX_BIT_SLIP_E | YPASS_EN | Bool | t/f | t | TODO |
| RX_BUF_RX_A | | Ram | 0-f | 0 | TODO |
| RX_BUF_SD_3I | | Bool | t/f | f | TODO |
| | RCLK_TO_CGB_ | E N ool | t/f | f | TODO |
| | A G -2LOOPBACK | Bool | t/f | f | TODO |
| RX_BUF_SD_E | | Bool | t/f | f | TODO |
| RX_BUF_SD_H | AIQF2BW_EN | Bool | t/f | f | TODO |
| <u> </u> | | | | | oc on poyt page |

Table 11 – continued from previous page

| Name | Instance | Type | tinued from previous Values | Default | Documenta- |
|------------|----------|------|------------------------------|------------|------------|
| | | 1 | | | tion |
| RX_BUF_SD_ | OFF0-2 | Mux | | divrx_2 | TODO |
| | | | • divrx_1 | | |
| | | | • divrx_2 | | |
| | | | • divrx_3 | | |
| | | | • divrx_4 | | |
| | | | • divrx_5 | | |
| | | | • divrx_6 | | |
| | | | • divrx_7 | | |
| | | | • divrx_8 | | |
| | | | • divrx_9 | , | |
| | | | • divrx_10 • divrx_11 | | |
| | | | • divrx_12 | | |
| | | | • divrx_13 | | |
| | | | • divrx_14 | | |
| | | | • re- | | |
| | | | served_o | off 1 | |
| | | | • re- | | |
| | | | served_c | off_2 | |
| | | | off on t | x_divrx_1 | |
| | | | • | | |
| | | | off_on_t | x_divrx_2 | |
| | | | off_on_t | x_divrx_3 | |
| | | | off_on_t | x_divrx_4 | |
| | | | off_on_t | x_divrx_5 | |
| | | | off_on_t | x_divrx_6 | |
| | | | off_on_t | x_divrx_7 | |
| | | | off_on_t | x_divrx_8 | |
| | | | off_on_t | x_divrx_9 | |
| | | | off_on_t | x_divrx_10 | |
| | | | off_on_t | x_divrx_11 | |
| | | | off_on_t | x_divrx_12 | |
| | | | off_on_t | x_divrx_13 | |
| | | | off_on_t | x_divrx_14 | |
| | | | | | |

Table 11 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- tion |
|--------------|-----------|------|---|---------|--------------------|
| RX_BUF_SD_ON | N 0-2 | Mux | • pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • reserved_on_ • force_on | | TODO |
| RX_BUF_SD_RX | CACGAIN_A | Mux | • v0 • v0p5 • v0p75 • v1 | v0 | TODO |
| RX_BUF_SD_RX | | Mux | • v0 • v0p5 • v0p75 • v1 | v1 | TODO |
| RX_BUF_SD_RX | | Bool | t/f | f | TODO |
| RX_BUF_SD_RX | | Bool | t/f | f | TODO |
| RX_BUF_SD_TE | RM2_SEL | Mux | external r150ohm r120ohm r100ohm r85ohm | r100ohm | TODO |

Table 11 – continued from previous page

| | | ole 11 – continue | | | |
|--------------|---------------|-------------------|--------------|---------|------------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | | tion |
| RX_BUF_SD_TI | RESHOLD_MV | Num | | 30 | TODO |
| | | | • 15 | | |
| | | | • 20 | | |
| | | | • 25 | | |
| | | | • 30 | | |
| | | | • 35 | | |
| | | | • 40 | | |
| | | | • 45 | | |
| | | | • 50 | | |
| | | | | | |
| RX_BUF_SD_V | M-SFI | Mux | | v0p80 | TODO |
| KA_DOT_SD_V | 1WI-20LL | IVIUX | • tristated1 | Vopoo | 1000 |
| | | | • tristated1 | | |
| | | | • tristated2 | | |
| | | | • tristated3 | | |
| | | | • tristated4 | | |
| | | | • v0p35 | | |
| | | | • v0p50 | | |
| | | | • v0p55 | | |
| | | | • v0p60 | | |
| | | | • v0p65 | | |
| | | | • v0p70 | | |
| | | | • v0p75 | | |
| | | | | | |
| | | | • v0p80 | | |
| | | | • | | |
| | | | pull_down_ | strong | |
| | | | • | | |
| | | | pull_down_ | weak | |
| | | | • | | |
| | | | pull_up_str | ong | |
| | | | • - 1- | | |
| | | | pull_up_we | ak | |
| | | | pun_up_wc | | |
| RX_BUF_SX_PI |)B)-EN | Bool | t/f | f | TODO |
| | CURRENT_ADD | Ram | 0-3 | 1 | TODO |
| | | | 0-3 | | |
| RX_DESER_CL | r_wel | Mux | 1 | or_cal | TODO |
| | | | • or_cal | | |
| | | | • lc | | |
| | | | • pld | | |
| | | | | | |
| RX_DESER_RE | VERSE_LOOPBAC | KMux | | rx | TODO |
| | | | • rx | | |
| | | | • cdr | | |
| | | | | | |
| RX_EN | 0-2 | Bool | t/f | f | TODO |
| RX_MODE_BIT | | Num | W.1 | 8 | TODO |
| KY_MODE_DII | 9 U -∠ | Nulli | | 0 | 1000 |
| | | | • 8 | | |
| | | | • 10 | | |
| | | | • 16 | | |
| | | | • 20 | | |
| | | | | | |
| | L | 1 | 1 | | les on nevt nage |

Table 11 – continued from previous page

| Nama | | | d from previous pa | | Dearmarite |
|--------------|-----------------|----------------|--|---------------|--------------------|
| Name | Instance | Туре | Values | Default | Documenta- tion |
| RX_SDCLK_EN | 0-2 | Bool | t/f | f | TODO |
| RX_VCO_BYPA | \$50-2 | Mux | clklowfrefnormalnor- mal_dont_c | normal | TODO |
| TX_BUF_CML_ | EN0-2 | Bool | t/f | f | TODO |
| | 100N2_MODE_DRIV | | U1 | v0p65 | TODO |
| | | | • grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80 | cela | |
| TX_BUF_DFT_S | EQ-2 | Mux | | pre_en_po2_en | TODO |
| | | | vod_en_lsb vod_en_msl pol_en disabled pre_en_po2 | _en | |
| TX_BUF_DRIVE | RO-RESOLUTION_ | <u>CMTRS</u> L | combination disabled off- set_main off- set_po1 | offset_main | TODO |
| TX_BUF_EN | 0-2 | Bool | t/f | f | TODO |
| | <u> </u> | | I | | loo on novt nogo |

Table 11 – continued from previous page

| Name Instance | Туре | Values | Default | Documenta- tion |
|----------------------------|-------|---|------------------------|--------------------|
| TX_BUF_FIR_COBF2_SEL | Mux | • ram • dynamic | ram | TODO |
| TX_BUF_LOCAL_(IR2_CTL | Mux | r49ohmr29ohmr42ohmr22ohm | r29ohm | TODO |
| TX_BUF_LST_AT B -2 | Ram | 0-f | 0 | TODO |
| TX_BUF_RX_DETO-MODE | Ram | 0-f | 0 | TODO |
| TX_BUF_RX_DET0-PDB_EN | Bool | t/f | f | TODO |
| TX_BUF_SLEW_RAZTE_CTRL | Num | • 15 • 30 • 50 • 90 • 160 | 30 | TODO |
| TX_BUF_SWING_BOOST_DIS | Bool | t/f | f | TODO |
| TX_BUF_TERM_SEL | Mux | r150ohm r120ohm r100ohm r85ohm external | r100ohm | TODO |
| TX_BUF_VCM_CURRENT_ADD | Ram | 0-3 | 1 | TODO |
| TX_BUF_VOD_B@@ST_DIS | Bool | t/f | f | TODO |
| TX_BUF_VOD_\$W-21ST_POST_T | APRam | 00-1f | 0 | TODO |
| TX_BUF_VOD_\$WJ-2MAIN_TAP | Ram | 00-3f | 0 | TODO |
| TX_CGB_CLK_M0F2E | Mux | • disable • en- able_mute • en- able_mute_ | disable master_channel | TODO |
| TX_CGB_COUNTER_RESET_EN | Bool | t/f | f | TODO |
| TX_CGB_ENABL B -2 | Bool | t/f | f | TODO |
| TX_CGB_FREF_VCQ_BYPASS | Bool | t/f | f | TODO |
| TX_CGB_MUX_POWER_DOWN | Bool | t/f | f | TODO |
| TX_CGB_PCIE_RBSET | Mux | • normal • pcie | normal | TODO |

Table 11 – continued from previous page

| Nome | | | | • | Doorragate |
|--------------|------------------------|---------------|--|-----------------------|--------------------|
| Name | Instance | Туре | Values | Default | Documenta- tion |
| TX_CGB_RX_IQ | | Mux | cgb_x1_m_ rx_output tristate | tristate div | TODO |
| TX_CGB_SYNC | 0-2 | Mux | • normal • sync_rst | sync_rst | TODO |
| TX_CGB_X1_CI | OCK_SOURCE_S | EMux | up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_b same_ch_tx hf- clk_xn_up hf- clk_cn1_x6 hf- clk_xn_dn hf- clk_ch1_x6 | ented spll s_dn | TODO |
| TX_CGB_X1_DI | | Num | • 1-2 • 4 • 8 | 1 | TODO |
| TX_CGB_XN_C | L 0@ K_SOURCE_S | E M ux | • xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_ | cgb_x1_m_div | TODO |

Table 11 – continued from previous page

| | | | d from previous pa | | |
|---|---------------|-------|--------------------|-----------------|------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | | tion |
| TX_MODE_BITS | 0-2 | Num | | 8 | TODO |
| | | | • 8 | | |
| | | | • 10 | | |
| | | | • 16 | | |
| | | | • 20 | | |
| | | | • 80 | | |
| | | | - 60 | | |
| TV CED CLV F | TALL DECKEN | D | 0.6 | 0 | TODO |
| | IV-ZX_DESKEW | Ram | 0-f | 0 | |
| TX_SER_DUTY_ | _ | Ram | 0-7 | 3 | TODO |
| | D)-DATA_MODE_ | | t/f | f | TODO |
| TX_SER_POST_ | | Bool | t/f | f | TODO |
| TX_VREF_ES_T | A ₽ -2 | Mux | | vref_12r_ov_20r | TODO |
| | | | • | | |
| | | | vref_10r_ov | _18r | |
| | | | • | | |
| | | | vref_11r_ov | 7 19r | |
| | | | • | | |
| | | | vref_12r_ov | 7 20r | |
| | | | VICI_12I_0V | _201 | |
| | | | vref_13r_ov | . 21. | |
| | | | VIEI_131_0V | 211 | |
| | | | 6.14 | 22 | |
| | | | vref_14r_ov | _22r | |
| DEE TOCKY DI | EOLA | D 1 | | C | TODO |
| REF_IQCLK_BU | | Bool | t/f | f | TODO |
| RX_IQCLK_BUI | | Bool | t/f | f | TODO |
| FF- | 0-5 | Mux | | tristate | TODO |
| PLL_IQTXRXCL | K_DIRECTION | | • tristate | | |
| | | | • up | | |
| | | | • down | | |
| | | | | | |
| FF- | 0-1 | Mux | | | TODO |
| PLL_IQCLK_DII | RECTION | | • tristate | | |
| _ (==================================== | | | • up | | |
| | | | • down | | |
| | | | down | | |
| CLK- | | Bool | t/f | f | TODO |
| | | וטטם | W1 | 1 | 1000 |
| BUF_DIV2_EN | | Darat | 4.1E | 4 | TODO |
| CLK- | 10 | Bool | t/f | t | TODO |
| BUF_LVPECL_D | IS | | | | |
| CLK- | | Bool | t/f | t | TODO |
| BUF_TERM_DIS | | | | | |
| CLK- | | Mux | | tristate | TODO |
| BUF_VCM_PUP | | | • tristate | | |
| | | | • vcc | | |
| | | | | | |
| | | | | | |

Table 11 – continued from previous page

| Name Instance | Туре | Values | Default | Documenta- tion |
|--------------------------------|------|--|---------------|--------------------|
| SEG- MENTED_0_DOWN_MUX_SEL | Mux | • ch2_txpll • other_segm • pd_1 | pd_1 ented | TODO |
| SEG- MENTED_1_DOWN_MUX_SEL | Mux | • fpllin • mux1 • ch0_txpll • pd_2 | pd_2 | TODO |
| SEG- MENTED_1_UP_MUX_SEL | Mux | • fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_t • ch1_txpll_t | | TODO |
| XN_DN_SEL | Mux | xn_dn x6_up x6_dn pd_xn_dn | pd_xn_dn | TODO |
| XN_UP_SEL | Mux | • xn_up • x6_up • x6_dn • pd_xn_up | pd_xn_up | TODO |
| CLK- BUF_DIV2_EN | Bool | t/f | f | TODO |
| CLK- BUF_LVPECL_DIS CLK- | Bool | t/f | t | TODO |
| BUF_TERM_DIS CLK- BUF_VCM_PUP | Mux | • tristate • vcc | tristate | TODO |
| SEG- MENTED_0_DOWN_MUX_SEL | Mux | • ch2_txpll • other_segm • pd_1 | pd_1 ented | TODO |

Table 11 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- tion |
|----------------------|------------|------|--|-----------|--------------------|
| SEG- MENTED_1_DO | WN_MUX_SEL | Mux | ch1_txpll_b ch1_txpll_to fpllin mux2 ch0_txpll pd_2 | op | TODO |
| SEG- MENTED_1_UP_ | _MUX_SEL | Mux | • fpllin • mux2 • pd_2 • ch2_txpll | ch2_txpll | TODO |

2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

What triggers the bypass is unclear, but the default configuration is in bypass mode. When bypassed a direct connection is extablished between two pnodes with the same coordinates and only a different port type. The source ports DDIOPHYDQDIN are connected to IOINTDQDIN, routing the inputs to the chip, while the source ports IOINT* are connected to the corresponding PHYDDIO* ports.

TODO: everything

| Name | Instance | Туре | Values | Default | Documenta- tion |
|---------------|--------------|------|-----------------|-----------------|--------------------|
| AC_DELAY_EN | | Ram | 0-3 | 0 | TODO |
| ADDR_ORDER | | Mux | | chip_row_bank_c | olTODO |
| | | | • | | |
| | | | chip_row_b | ank_col | |
| | | | • | , | |
| | | | chip_bank_ | row_col | |
| | | | row_chip_b | ank col | |
| | | | 10 e p_0 | v or | |
| ATTR_COUNTE | R_ONE_MASK | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTE | R_ONE_MATCH | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTE | R_ONE_RESET | Ram | 0-1 | 0 | TODO |
| ATTR_COUNTE | R_ZERO_MASK | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTE | R_ZERO_MATCH | Ram | 64 bits | 0 | TODO |
| ATTR_COUNTE | R_ZERO_RESET | Ram | 0-1 | 0 | TODO |
| ATTR_DEBUG_S | SELECT_BYTE | Ram | 32 bits | 0 | TODO |
| ATTR_STATIC_0 | CONFIG_VALID | Bool | t/f | f | TODO |
| A_CSR_ATPG_E | N | Bool | t/f | f | TODO |

Table 12 – continued from previous page

| A_CSR_LPDDR_I A_CSR_PIPELINE A_CSR_RESET_D A_CSR_WRAP_B CAL_REQ CFG_BURST_LE | EGLOBALENABL DELAY_EN BC_EN | Bool Bool Bool Bool | t/f t/f t/f | Default f | Documenta- tion TODO TODO |
|--|-----------------------------------|---------------------|--|-----------|------------------------------------|
| A_CSR_PIPELINE A_CSR_RESET_D A_CSR_WRAP_B CAL_REQ | EGLOBALENABL DELAY_EN BC_EN | Bool Bool | t/f | | TODO |
| A_CSR_PIPELINE A_CSR_RESET_D A_CSR_WRAP_B CAL_REQ | EGLOBALENABL DELAY_EN BC_EN | Bool Bool | t/f | | |
| A_CSR_RESET_C A_CSR_WRAP_B CAL_REQ | DELAY_EN C_EN | Bool | | - | LODO |
| A_CSR_WRAP_B CAL_REQ | C_EN | | 17.1 | f | TODO |
| CAL_REQ | | 2001 | t/f | f | TODO |
| | NCTH | Bool | t/f | f | TODO |
| | NULL | Num | | 0 | TODO |
| | | | • 0 • 2 • 4 • 8 • 16 | | |
| CFG_INTERFACE | E WIDTH | Num | | 0 | TODO |
| | | | • 0 • 8 • 16 • 24 • 32 • 40 | | |
| CFG_SELF_RFSH | I_EXIT_CYCLES | Num | • 0 • 37 • 44 • 52 • 59 • 74 • 88 • 200 • 512 | 0 | TODO |
| CFG_STARVE_LI | MIT | Ram | 00-3f | 0 | TODO |
| CFG_TYPE | | Mux | ddrddr2ddr3lpddrlpddr2 | ddr | TODO |
| CLR_INTR | | Bool | t/f | f | TODO |
| CTL_ECC_ENAB | LED | Bool | t/f | f | TODO |
| CTL_ECC_RMW_ | | Bool | t/f | f | TODO |
| CTL_REGDIMM | | Bool | t/f | f | TODO |
| CTL_USR_REFRE | | Bool | t/f | f | TODO |
| DATA_WIDTH | | Num | • 16 • 32 • 64 | 16 | TODO |

Table 12 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|----------------------------|--------------|-------|-----------|---------|--------------|
| DDE DIED | | D 1 | | C | tion TODO |
| DBE_INTR | T | Bool | t/f | f | |
| DDIO_ADDR_E | N | Ram | 0000-ffff | 0 | TODO |
| DDIO_BA_EN | | Ram | 0-7 | 0 | TODO |
| DDIO_CAS_N_E | N | Bool | t/f | f | TODO |
| DDIO_CKE_EN | | Ram | 0-3 | 0 | TODO |
| DDIO_CS0_N_E | N | Ram | 0-3 | 0 | TODO |
| DDIO_DM_EN | | Ram | 00-1f | 0 | TODO |
| DDIO_DQSB_EN | 1 | Ram | 00-1f | 0 | TODO |
| DDIO_DQSLOG | IC_EN | Ram | 00-1f | 0 | TODO |
| DDIO_DQS_EN | | Ram | 00-1f | 0 | TODO |
| DDIO_DQ_EN | | Ram | 45 bits | 0 | TODO |
| DDIO_MEM_CL | K_EN | Bool | t/f | f | TODO |
| DDIO_MEM_CL | K N EN | Bool | t/f | f | TODO |
| DDIO_ODT_EN | | Ram | 0-3 | 0 | TODO |
| DDIO_RAS_N_E | N | Bool | t/f | f | TODO |
| DDIO_RESET_N | | Bool | t/f | f | TODO |
| DDIO_WE_N_E | | Bool | t/f | f | TODO |
| DE- | , | Ram | 0-3 | 0 | TODO |
| LAY_BONDING | | Kuiii | | | 1000 |
| DFX_BYPASS_E | | Bool | t/f | f | TODO |
| DIS- | NADLE | Bool | t/f | f | TODO |
| | _ | D001 | 1/1 | 1 | ТОВО |
| ABLE_MERGING | | Dam | 0-3 | 0 | TODO |
| DQA_DELAY_E | N | Ram | | | |
| DQS- | EN | Ram | 0-3 | 0 | TODO |
| LOGIC_DELAY_ | EN | - | 0.2 | | TODO |
| DQ_DELAY_EN | | Ram | 0-3 | 0 | TODO |
| EN- | | Bool | t/f | f | TODO |
| ABLE_ATPG | | | | | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_BONDING | G_WRAPBACK | | | | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_BURST_I | NTERRUPT | | | | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_BURST_7 | ERMINATE | | | | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_DQS_TRA | ACKING | | | | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_ECC_COI | DE_OVERWRITE | | | | |
| EN- | _ | Bool | t/f | f | TODO |
| ABLE_INTR | | | | | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_NO_DM | | | | - | |
| EN- | | Bool | t/f | f | TODO |
| ABLE_PIPELINE | GI OBAI | Bool | VI | 1 | 1000 |
| ייים דו דרוועד | , GLODI IL | Ram | 0-f | 0 | TODO |
| FY | ĺ | Kaiii | 0-1 | U | וטטט |
| EX- | ACT TO ACT | | | | |
| EX- TRA_CTL_CLK_ EX- | ACT_TO_ACT | Ram | 0-f | 0 | TODO |

Table 12 – continued from previous page

| Nama | | | led from previou | 1 0 | Desuments |
|-------------|-----------------|--------|------------------|---------|----------------------|
| Name | Instance | Туре | Values | Default | Documenta- |
| | | | | | tion |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | _ACT_TO_PCH | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | ACT_TO_RDWR | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | ARE PERIOD | | | | |
| EX- | THU _I EIUOD | Ram | 0-f | 0 | TODO |
| | ARF_TO_VALID | Kain | 0-1 | | ТОВО |
| EX- | ART_TO_VALID | Dom | 0-f | 0 | TODO |
| | FOLD ACT TO | Ram | 0-1 | U | ТОДО |
| | FOUR_ACT_TO_ | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| | PCH_ALL_TO_V | ALID | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | PCH_TO_VALID | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | PDN PERIOD | | | | |
| EX- | TBI_TERGOD | Ram | 0-f | 0 | TODO |
| | DDM TO WILLD | Kain | 0-1 | | ТОВО |
| | PDN_TO_VALID | D | 0.5 | 0 | TODO |
| EX- | DD AD TO MAIN | Ram | 0-f | 0 | TODO |
| | RD_AP_TO_VAL | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | _RD_TO_PCH | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | RD TO RD | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| | RD_TO_RD_DIFF | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| | DD TO WD | Kain | 0-1 | | ТОВО |
| TRA_CTL_CLK | KD_IO_WK | D. | 0.6 | | TODO |
| EX- | DD TO WD DG | Ram | 0-f | 0 | TODO |
| | RD_TO_WR_BC | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | RD_TO_WR_DIF | F_CHIP | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA CTL CLK | SRF_TO_VALID | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| | SRF_TO_ZQ_CAI | | | | 1020 |
| EX- | | Ram | 0-f | 0 | TODO |
| | WR AP TO VAL | | 0-1 | U | 1000 |
| | VV K_AF_IU_VAL | | 0.6 | 0 | TODO |
| EX- | WD #0 P0*** | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | WR_TO_PCH | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK | WR_TO_RD | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| TRA CTL CLK | WR_TO_RD_BC | | | | |
| EX- | | Ram | 0-f | 0 | TODO |
| | WR_TO_RD_DIF | | | | 1000 |
| EX- | ,,, K_1O_KD_DII | Ram | 0-f | 0 | TODO |
| | WD TO WD | Kalli | 0-1 | U | 1000 |
| TRA_CTL_CLK | WK_IO_WK | | | | ntinues on nevt nage |

Table 12 – continued from previous page

| Name | nstance | Туре | Values | Default | Documenta- tion |
|----------------|-------------|------|----------------|---------|--------------------|
| EX- | | Ram | 0-f | 0 | TODO |
| TRA_CTL_CLK_W | R TO WR DIF | | | | |
| GANGED_ARF | | Bool | t/f | f | TODO |
| GEN_DBE | | Ram | 0-1 | 0 | TODO |
| GEN_SBE | | Ram | 0-1 | 0 | TODO |
| IF_DQS_WIDTH | | Num | | 0 | TODO |
| | | | • 0-5 | | |
| INC_SYNC | | Num | • 2-3 | 2 | TODO |
| LO- | | Num | | 0 | TODO |
| CAL_IF_CS_WIDT | TH . | TAIN | • 0-4 | | 1000 |
| MASK_CORR_DR | OPPED_INTR | Bool | t/f | f | TODO |
| MEM_AUTO_PD_0 | CYCLES | Ram | 0000-ffff | 0 | TODO |
| MEM_CLK_ENTR | Y_CYCLES | Ram | 0-f | 0 | TODO |
| MEM_IF_AL | | Num | • 0-10 | 0 | TODO |
| MEM_IF_BANKAI | DDR_WIDTH | Num | • 0 • 2-3 | 0 | TODO |
| MEM_IF_COLADI | OR_WIDTH | Num | • 0 • 8-12 | 0 | TODO |
| MEM_IF_ROWADI | DR_WIDTH | Num | • 0 • 12-16 | 0 | TODO |
| MEM_IF_TCCD | | Num | • 0-4 | 0 | TODO |
| MEM_IF_TCL | | Num | • 0 • 3-11 | 0 | TODO |
| MEM_IF_TCWL | | Num | • 0-8 | 0 | TODO |
| MEM_IF_TFAW | | Num | • 0-32 | 0 | TODO |
| | | | I. | 1 | |

Table 12 – continued from previous page

| Nome | | Die 12 – Continue | Values | • | Dooumonto |
|------------------|---------------|-------------------|-----------|-------------|------------|
| Name | Instance | Туре | values | Default | Documenta- |
| | | | | | tion |
| MEM_IF_TMRD | | Num | | 0 | TODO |
| | | | • 0 | | |
| | | | • 2 | | |
| | | | • 4 | | |
| | | | | | |
| MEM_IF_TRAS | | Num | | 0 | TODO |
| 1,121,121,121 | | 1 (0111 | • 0-29 | | 1020 |
| | | | 0.27 | | |
| MEM IE TDC | | Nicon | | 0 | TODO |
| MEM_IF_TRC | | Num | 0.40 | 0 | 1000 |
| | | | • 0-40 | | |
| | | | | | |
| MEM_IF_TRCD | | Num | | 0 | TODO |
| | | | • 0-11 | | |
| | | | | | |
| MEM IF TREFI | | Ram | 0000-1fff | 0 | TODO |
| MEM_IF_TRFC | | Ram | 00-ff | 0 | TODO |
| MEM_IF_TRP | | | 00-11 | 0 | |
| MEM_IF_IRP | | Num | | U | TODO |
| | | | • 0 | | |
| | | | • 2-10 | | |
| | | | | | |
| MEM_IF_TRRD | | Num | | 0 | TODO |
| | | | • 0-6 | | |
| | | | | | |
| MEM_IF_TRTP | | Num | | 0 | TODO |
| WIEWI_II _ I KII | | T (GIII | • 0-8 | | TODO |
| | | | 0-8 | | |
| MEM IE TWD | | NT | | | TODO |
| MEM_IF_TWR | | Num | 0.10 | 0 | TODO |
| | | | • 0-12 | | |
| | | | | | |
| MEM_IF_TWTR | | Num | | 0 | TODO |
| | | | • 0-6 | | |
| | | | | | |
| MMR_CFG_MEI | M BL | Num | | 2 | TODO |
| WININ_CI O_WIE | n_bL | 1 (dill | • 2 | | ТОВО |
| | | | | | |
| | | | • 4 | | |
| | | | • 8 | | |
| | | | • 16 | | |
| | | | | | |
| OUT- | | Bool | t/f | f | TODO |
| PUT_REGD | | | | | |
| PDN_EXIT_CYC | LES | Mux | | disabled | TODO |
| -21,_2111_010 | ~ | | disabled | 3.5.0.0.0.0 | - 02 0 |
| | | | • fast | | |
| | | | • slow | | |
| | | | Slow | | |
| DOMER CATA | TEXAM CLICATE | 70 | 0.5 | | TODO |
| POWER_SAVING | _EXIT_CYCLES | Ram | 0-f | 0 | TODO |

Table 12 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- |
|---------------------|----------|------|--|------------------------------------|------------|
| PRIOR- | | | | 1: 11 1 | tion |
| TKIOK- ITY_REMAP | | Mux | disabledpriority_0priority_1priority_2priority_3 | disabled | TODO |
| | | | • priority_4 • priority_5 • priority_6 • priority_7 | | |
| READ_ODT_CH | IP | Mux | • disabled | disabled | TODO |
| | | | read_chip0 | odt0_chip1 | |
| | | | read_chip0 | odt1_chip1 | |
| | | | read_chip0 | _odt01_chip1 | |
| | | | read_chip0 | _chip1_odt0 | |
| | | | • | _odt0_chip1_odt0 | |
| | | | • | odt1_chip1_odt0 | |
| | | | • | odt01_chip1_odt0 | |
| | | | • | _chip1_odt1 | |
| | | | • | odt0_chip1_odt1 odt1_chip1_odt1 | |
| | | | • | odt01_chip1_odt1 | |
| | | | • | _chip1_odt01 | |
| | | | • | odt0_chip1_odt01 | |
| | | | read_chip0 | odt1_chip1_odt01 | |
| | | | read_chip0 | odt01_chip1_odt01 | |
| RE- ORDER_DATA | | Bool | t/f | f | TODO |
| SBE_INTR | | Bool | t/f | f | TODO |
| TEST_MODE | | Bool | t/f | f | TODO |
| USER_ECC_EN | | Bool | t/f | f | TODO |

Table 12 – continued from previous page

| Nama | Table 12 – continued from previous page | | | | | | |
|----------------|---|------|---|--------------------|------------------|--|--|
| Name | Instance | Туре | Values | Default | Documenta- | | |
| | | 1 | | | tion | | |
| WRITE_ODT_C | HIP | Mux | | disabled | TODO | | |
| | | | disabled | | | | |
| | | | • | | | | |
| | | | write_chip(| _odt0_chip1 | | | |
| | | | • | | | | |
| | | | write_chip(| _odt1_chip1 | | | |
| | | | • | | | | |
| | | | write_chip(| _odt01_chip1 | | | |
| | | | • | | | | |
| | | | write chip(| _chip1_odt0 | | | |
| | | | • | _ 1 _ | | | |
| | | | write chin(| _odt0_chip1_odt0 | | | |
| | | | • ************************************* | | | | |
| | | | write chin(| _odt1_chip1_odt0 | | | |
| | | | write_empe | _odt1_cmp1_odto | | | |
| | | | write chin | odt01_chip1_odt0 | | | |
| | | | write_cnipc | _odio1_cilip1_odio | | | |
| | | | | .1.111.1 | | | |
| | | | write_cnip(| _chip1_odt1 | | | |
| | | | • | 1.0 1.1 | | | |
| | | | write_chip(| _odt0_chip1_odt1 | | | |
| | | | • | | | | |
| | | | write_chip(| _odt1_chip1_odt1 | | | |
| | | | • | | | | |
| | | | write_chip(| _odt01_chip1_odt1 | | | |
| | | | • | | | | |
| | | | write_chip(| _chip1_odt01 | | | |
| | | | • | | | | |
| | | | write_chip(| _odt0_chip1_odt01 | | | |
| | | | • | | | | |
| | | | write_chip(| _odt1_chip1_odt01 | | | |
| | | | • | | | | |
| | | | write chip(| _odt01_chip1_odt0 | 1 | | |
| | | | | | | | |
| INST_ROM_DAT | TA0-127 | Ram | 20 bits | 0 | TODO | | |
| AC ROM DATA | | Ram | 30 bits | 0 | TODO | | |
| AUTO_PCH_EN | | Bool | t/f | f | TODO | | |
| CLOCK_OFF | 0-5 | Bool | t/f | f | TODO | | |
| CPORT_RDY_A | | Bool | t/f | f | TODO | | |
| | | | | | | | |
| CPORT_RFIFO_ | | Ram | 0-3 | 0 | TODO | | |
| CPORT_TYPE | 0-5 | Mux | | disabled | TODO | | |
| | | | disabled | | | | |
| | | | • write | | | | |
| | | | • read | | | | |
| | | | • | | | | |
| | | | bi_direction | 1 | | | |
| | | | | | | | |
| CPORT_WFIFO | MOASP | Ram | 0-3 | 0 | TODO | | |
| CYC_TO_RLD | | Ram | 00-ff | 0 | TODO | | |
| EN- | 0-5 | Bool | t/f | f | TODO | | |
| ABLE_BONDIN | | | | - | | | |
| . IDDE_DOINDIN | <u> </u> | | I | | les on nevt nage | | |

Table 12 – continued from previous page

| Name | Instance | Туре | Values | Default | Documenta- tion |
|-------------------|---------------------|------|---|--------------|--------------------|
| PORT_WIDTH | 0-5 | Num | • 32 • 64 • 128 • 256 | 32 | TODO |
| RCFG_STATIC_ | W E FGHT | Ram | 00-1f | 0 | TODO |
| RCFG_USER_PF | YTI XO I | Ram | 0-7 | 0 | TODO |
| THLD_JAR1 | 0-5 | Ram | 00-3f | 0 | TODO |
| THLD_JAR2 | 0-5 | Ram | 00-3f | 0 | TODO |
| RFIFO_CPORT_ | МОАВ | Num | • 0-5 | 0 | TODO |
| SIN- GLE_READY | 0-3 | Mux | • concate- nate • separate | concatenate | TODO |
| SYNC_MODE | 0-3 | Mux | • asyn- chronous • syn- chronous | asynchronous | TODO |
| USE_ALMOST_ | EMHBTY | Bool | t/f | f | TODO |
| WFIFO_CPORT_ | | Num | • 0-5 | 0 | TODO |
| WFIFO_RDY_A | LMGST_FULL | Bool | t/f | f | TODO |
| RCFG_SUM_W7 | _ Đ ₹⁄IORITY | Ram | 00-ff | 0 | TODO |

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------------|----------|-----------|-----------------|---------------|
| AFICTLLONGIDLE | | 0-1 | GIN | TODO |
| AFICTLREFRESHDONE | | 0-1 | GIN | TODO |
| AFISEQBUSY | | 0-1 | GOUT | TODO |
| AVLADDRESS | | 0-15 | GOUT | TODO |
| AVLREAD | | | GOUT | TODO |
| AVLREADDATA | | 0-31 | GIN | TODO |
| AVLRESETN | | | GOUT | TODO |
| AVLWAITREQUEST | | | GIN | TODO |
| AVLWRITE | | | GOUT | TODO |
| AVLWRITEDATA | | 0-31 | GOUT | TODO |
| BONDINGIN | 0-2 | 0-5 | GOUT | TODO |
| BONDINGOUT | 0-2 | 0-5 | GIN | TODO |
| CTLCALREQ | | | GIN | TODO |
| GLOBALRESETN | | | GOUT | TODO |
| IAVSTCMDDATA | 0-5 | 0-41 | GOUT | TODO |
| IAVSTCMDRESETN | 0-5 | | GOUT | TODO |

Table 13 – continued from previous page

| Dort Name | | 3 – continued from previous page | Doute and the | Dog: : |
|---------------------------|----------|---------------------------------------|-----------------|--------------|
| Port Name | Instance | Port bits | Route node type | Documentatio |
| IAVSTRDCLK | 0-3 | | DCMUX | TODO |
| IAVSTRDREADY | 0-3 | | GOUT | TODO |
| IAVSTRDRESETN | 0-3 | | GOUT | TODO |
| IAVSTWRACKREADY | 0-5 | | GOUT | TODO |
| IAVSTWRCLK | | 0-3 | DCMUX | TODO |
| IAVSTWRDATA | 0-3 | 0-89 | GOUT | TODO |
| IAVSTWRRESETN | 0-3 | | GOUT | TODO |
| IOINTADDRACLR | | 0-15 | GOUT | TODO |
| IOINTADDRDOUT | | 0-63 | GOUT | TODO |
| IOINTAFICALFAIL | | | GIN | TODO |
| IOINTAFICALSUCCESS | | | GIN | TODO |
| IOINTAFIRLAT | | 0-4 | GIN | TODO |
| IOINTAFIWLAT | | 0-3 | GIN | TODO |
| IOINTBAACLR | | 0-2 | GOUT | TODO |
| IOINTBADOUT | | 0-11 | GOUT | TODO |
| IOINTCASNACLR | | | GOUT | TODO |
| IOINTCASNDOUT | | 0-3 | GOUT | TODO |
| IOINTCKDOUT | | 0-3 | GOUT | TODO |
| IOINTCKEACLR | | 0-1 | GOUT | TODO |
| IOINTCKEDOUT | | 0-7 | GOUT | TODO |
| IOINTCKNDOUT | | 0-3 | GOUT | TODO |
| IOINTCSNACLR | | 0-1 | GOUT | TODO |
| IOINTCSNDOUT | | 0-7 | GOUT | TODO |
| IOINTDMDOUT | | 0-19 | GOUT | TODO |
| IOINTDQDIN | | 0-31, 36-67, 72-103, 108-139, 144-175 | GIN | TODO |
| IOINTDQDOUT | | 0-31, 36-67, 72-103, 108-139, 144-175 | GOUT | TODO |
| IOINTDQOE | | 0-15, 18-33, 36-51, 54-69, 72-87 | GOUT | TODO |
| IOINTDQSBDOUT | | 0-19 | GOUT | TODO |
| IOINTDQSBOE | | 0-9 | GOUT | TODO |
| IOINTDQSDOUT | | 0-19 | GOUT | TODO |
| IOINTDQSLOGICACLRFIFOCTRL | | 0-4 | GOUT | TODO |
| IOINTDQSLOGICACLRPSTAMBLE | | 0-4 | GOUT | TODO |
| IOINTDQSLOGICDQSENA | | 0-9 | GOUT | TODO |
| IOINTDQSLOGICFIFORESET | | 0-4 | GOUT | TODO |
| IOINTDQSLOGICINCRDATAEN | | 0-9 | GOUT | TODO |
| IOINTDQSLOGICINCWRPTR | | 0-9 | GOUT | TODO |
| IOINTDQSLOGICOCT | | 0-9 | GOUT | TODO |
| IOINTDQSLOGICRDATAVALID | | 0-4 | GIN | TODO |
| IOINTDQSLOGICREADLATENCY | | 0-24 | GOUT | TODO |
| IOINTDQSOE | | 0-9 | GOUT | TODO |
| IOINTODTACLR | | 0-1 | GOUT | TODO |
| IOINTODTDOUT | | 0-7 | GOUT | TODO |
| IOINTRASNACLR | | | GOUT | TODO |
| IOINTRASNDOUT | | 0-3 | GOUT | TODO |
| IOINTRESETNACLR | | | GOUT | TODO |
| IOINTRESETNDOUT | | 0-3 | GOUT | TODO |
| IOINTWENACLR | | | GOUT | TODO |
| IOINTWENDOUT | | 0-3 | GOUT | TODO |
| LOCALDEEPPOWERDNACK | | | GIN | TODO |

Table 13 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Documentation |
|----------------------|----------|-----------|-----------------|---------------|
| LOCALDEEPPOWERDNCHIP | | 0-1 | GOUT | TODO |
| LOCALDEEPPOWERDNREQ | | | GOUT | TODO |
| LOCALINITDONE | | | GIN | TODO |
| LOCALPOWERDOWNACK | | | GIN | TODO |
| LOCALREFRESHACK | | | GIN | TODO |
| LOCALREFRESHCHIP | | 0-1 | GOUT | TODO |
| LOCALREFRESHREQ | | | GOUT | TODO |
| LOCALSELFRFSHACK | | | GIN | TODO |
| LOCALSELFRFSHCHIP | | 0-1 | GOUT | TODO |
| LOCALSELFRFSHREQ | | | GOUT | TODO |
| MMRADDR | | 0-9 | GOUT | TODO |
| MMRBE | | | GOUT | TODO |
| MMRBURSTBEGIN | | | GOUT | TODO |
| MMRBURSTCOUNT | | 0-1 | GOUT | TODO |
| MMRCLK | | | DCMUX | TODO |
| MMRRDATA | | 0-7 | GIN | TODO |
| MMRRDATAVALID | | | GIN | TODO |
| MMRREADREQ | | | GOUT | TODO |
| MMRRESETN | | | GOUT | TODO |
| MMRWAITREQUEST | | | GIN | TODO |
| MMRWDATA | | 0-7 | GOUT | TODO |
| MMRWRITEREQ | | | GOUT | TODO |
| OAMMREADY | | 0-5 | GIN | TODO |
| ORDAVSTDATA | 0-3 | 0-79 | GIN | TODO |
| ORDAVSTVALID | 0-3 | | GIN | TODO |
| OWRACKAVSTDATA | 0-5 | | GIN | TODO |
| OWRACKAVSTVALID | 0-5 | | GIN | TODO |
| PHYRESETN | | | GIN | TODO |
| PLLLOCKED | | | GOUT | TODO |
| PORTCLK | 0-5 | | DCMUX | TODO |
| SCADDR | | 0-9 | GOUT | TODO |
| SCANEN | | | GOUT | TODO |
| SCBE | | | GOUT | TODO |
| SCBURSTBEGIN | | | GOUT | TODO |
| SCBURSTCOUNT | | 0-1 | GOUT | TODO |
| SCCLK | | | DCMUX | TODO |
| SCRDATA | | 0-7 | GIN | TODO |
| SCRDATAVALID | | | GIN | TODO |
| SCREADREQ | | | GOUT | TODO |
| SCRESETN | | | GOUT | TODO |
| SCWAITREQUEST | | | GIN | TODO |
| SCWDATA | | 0-7 | GOUT | TODO |
| SCWRITEREQ | | | GOUT | TODO |
| SOFTRESETN | | | GOUT | TODO |
| | | | | |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|-------------|---------------|
| | 0-4 | | > | DQS16 | TODO |
| | | | > | LVL | TODO |

Table 14 – continued from previous page

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-------------------|----------|---------------------------------------|-----|--------------|---------------|
| DDIOPHYDQDIN | | 0-31, 36-67, 72-103, 108-139, 144-175 | < | GPIO:DATAOUT | TODO |
| PHYDDIOADDRACLR | | 0-15 | > | GPIO:ACLR | TODO |
| PHYDDIOADDRDOUT | | 0-63 | > | GPIO:DATAIN | TODO |
| PHYDDIOBAACLR | | | > | GPIO:ACLR | TODO |
| PHYDDIOBADOUT | | 0-11 | > | GPIO:DATAIN | TODO |
| PHYDDIOCASNACLR | | | > | GPIO:ACLR | TODO |
| PHYDDIOCASNDOUT | | 0-3 | > | GPIO:DATAIN | TODO |
| PHYDDIOCKDOUT | | 0-3 | > | GPIO:DATAIN | TODO |
| PHYDDIOCKEACLR | | 0-1 | > | GPIO:ACLR | TODO |
| PHYDDIOCKEDOUT | | 0-7 | > | GPIO:DATAIN | TODO |
| PHYDDIOCKNDOUT | | 0-3 | > | GPIO:DATAIN | TODO |
| PHYDDIOCSNACLR | | 0-1 | > | GPIO:ACLR | TODO |
| PHYDDIOCSNDOUT | | 0-7 | > | GPIO:DATAIN | TODO |
| PHYDDIODMDOUT | | 0-19 | > | GPIO:DATAIN | TODO |
| PHYDDIODQDOUT | | 0-31, 36-67, 72-103, 108-139, 144-175 | > | GPIO:DATAIN | TODO |
| PHYDDIODQOE | | 0-15, 18-33, 36-51, 54-69, 72-87 | > | GPIO:OEIN | TODO |
| PHYDDIODQSBDOUT | | 0-19 | > | GPIO:DATAIN | TODO |
| PHYDDIODQSBOE | | 0-9 | > | GPIO:OEIN | TODO |
| PHYDDIODQSDOUT | | 0-19 | > | GPIO:DATAIN | TODO |
| PHYDDIODQSOE | | 0-9 | > | GPIO:OEIN | TODO |
| PHYDDIOODTACLR | | 0-1 | > | GPIO:ACLR | TODO |
| PHYDDIOODTDOUT | | 0-7 | > | GPIO:DATAIN | TODO |
| PHYDDIORASNACLR | | | > | GPIO:ACLR | TODO |
| PHYDDIORASNDOUT | | 0-3 | > | GPIO:DATAIN | TODO |
| PHYDDIORESETNACLR | | | > | GPIO:ACLR | TODO |
| PHYDDIORESETNDOUT | | 0-3 | > | GPIO:DATAIN | TODO |
| PHYDDIOWENACLR | | | > | GPIO:ACLR | TODO |
| PHYDDIOWENDOUT | | 0-3 | > | GPIO:DATAIN | TODO |

2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

| Port Name | Instance | Port bits | Route node type | Documentation |
|---------------------------|----------|-----------|-----------------|---------------|
| BOOT_FROM_FPGA_ON_FAILURE | | | GOUT | TODO |
| BOOT_FROM_FPGA_READY | | | GOUT | TODO |
| BSEL | | 0-2 | GOUT | TODO |
| BSEL_EN | | | GOUT | TODO |
| CSEL | | 0-1 | GOUT | TODO |
| CSEL_EN | | | GOUT | TODO |

HPS_CLOCKS

| Name | Instance | Type | Values | Default | Documentation |
|-----------------|----------|------|--------|---------|---------------|
| RIGHT_CLOCK_SEL | 0-8 | Ram | 0-3 | 3 | TODO |
| TOP_CLOCK_SEL | 0-8 | Ram | 0-3 | 3 | TODO |

| Port Name | Instance | Port bits | Dir | Remote port | Documentation |
|-----------|----------|-----------|-----|--------------|-------------------------------|
| CLKOUT | 0 | 0-3 | > | CMUXHG:PLLIN | HPS clock output to clock mux |
| CLKOUT | 0 | 0-8 | > | CMUXHR:PLLIN | HPS clock output to clock mux |
| CLKOUT | 1 | 5-8 | > | CMUXVG:PLLIN | HPS clock output to clock mux |
| CLKOUT | 1 | 0-8 | > | CMUXVR:PLLIN | HPS clock output to clock mux |

HPS_CLOCKS_RESETS

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------------------|----------|-----------|-----------------|---------------|
| F2H_COLD_RST_REQ_N | | | GOUT | TODO |
| F2H_DBG_RST_REQ_N | | | GOUT | TODO |
| F2H_PENDING_RST_ACK | | | GOUT | TODO |
| F2H_PERIPH_REF_CLK | | | DCMUX | TODO |
| F2H_SDRAM_REF_CLK | | | DCMUX | TODO |
| F2H_WARM_RST_REQ_N | | | GOUT | TODO |
| H2F_PENDING_RST_REQ_N | | | GIN | TODO |
| PTP_REF_CLK | | | DCMUX | TODO |

HPS_CROSS_TRIGGER

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------|----------|-----------|-----------------|---------------|
| ASICCTL | | 0-7 | GIN | TODO |
| CLK | | | DCMUX | TODO |
| CLK_EN | | | GOUT | TODO |
| TRIG_IN | | 0-7 | GOUT | TODO |
| TRIG_INACK | | 0-7 | GIN | TODO |
| TRIG_OUT | | 0-7 | GIN | TODO |
| TRIG_OUTACK | | 0-7 | GOUT | TODO |

HPS_DBG_APB

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------------|----------|-----------|-----------------|---------------|
| DBG_APB_DISABLE | | | GOUT | TODO |
| P_ADDR | | 0-17 | GIN | TODO |
| P_ADDR_31 | | | GIN | TODO |
| P_CLK | | | DCMUX | TODO |
| P_CLK_EN | | | GOUT | TODO |
| P_ENABLE | | | GIN | TODO |
| P_RDATA | | 0-31 | GOUT | TODO |
| P_READY | | | GOUT | TODO |
| P_RESET_N | | | GIN | TODO |
| P_SEL | | | GIN | TODO |
| P_SLV_ERR | | | GOUT | TODO |
| P_WDATA | | 0-31 | GIN | TODO |
| P_WRITE | | | GIN | TODO |

HPS_DMA

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| ACK | 0-7 | | GIN | TODO |
| REQ | 0-7 | | GOUT | TODO |
| SINGLE | 0-7 | | GOUT | TODO |

HPS_FPGA2HPS

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| ARADDR | | 0-31 | GOUT | TODO |
| ARBURST | | 0-1 | GOUT | TODO |
| ARCACHE | | 0-3 | GOUT | TODO |
| ARID | | 0-7 | GOUT | TODO |
| ARLEN | | 0-3 | GOUT | TODO |
| ARLOCK | | 0-1 | GOUT | TODO |
| ARPROT | | 0-2 | GOUT | TODO |
| ARREADY | | | GIN | TODO |
| ARSIZE | | 0-2 | GOUT | TODO |
| ARUSER | | 0-4 | GOUT | TODO |
| ARVALID | | | GOUT | TODO |
| AWADDR | | 0-31 | GOUT | TODO |
| AWBURST | | 0-1 | GOUT | TODO |
| AWCACHE | | 0-3 | GOUT | TODO |
| AWID | | 0-7 | GOUT | TODO |
| AWLEN | | 0-3 | GOUT | TODO |
| AWLOCK | | 0-1 | GOUT | TODO |
| AWPROT | | 0-2 | GOUT | TODO |
| AWREADY | | | GIN | TODO |
| AWSIZE | | 0-2 | GOUT | TODO |

Table 15 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Documentation |
|------------------|----------|-----------|-----------------|---------------|
| AWUSER | | 0-4 | GOUT | TODO |
| AWVALID | | | GOUT | TODO |
| BID | | 0-7 | GIN | TODO |
| BREADY | | | GOUT | TODO |
| BRESP | | 0-1 | GIN | TODO |
| BVALID | | | GIN | TODO |
| CLK | | | DCMUX | TODO |
| PORT_SIZE_CONFIG | | 0-1 | GOUT | TODO |
| RDATA | | 0-127 | GIN | TODO |
| RID | | 0-7 | GIN | TODO |
| RLAST | | | GIN | TODO |
| RREADY | | | GOUT | TODO |
| RRESP | | 0-1 | GIN | TODO |
| RVALID | | | GIN | TODO |
| WDATA | | 0-127 | GOUT | TODO |
| WID | | 0-7 | GOUT | TODO |
| WLAST | | | GOUT | TODO |
| WREADY | | | GIN | TODO |
| WSTRB | | 0-15 | GOUT | TODO |
| WVALID | | | GOUT | TODO |

HPS_FPGA2SDRAM

| Port Name | Instance | Port bits | Route node type | Documentation |
|---------------------|----------|-----------|-----------------|---------------|
| BONDING_OUT | 0-1 | 0-3 | GIN | TODO |
| CFG_AXI_MM_SELECT | | 0-5 | GOUT | TODO |
| CFG_CPORT_RFIFO_MAP | | 0-17 | GOUT | TODO |
| CFG_CPORT_TYPE | | 0-11 | GOUT | TODO |
| CFG_CPORT_WFIFO_MAP | | 0-17 | GOUT | TODO |
| CFG_PORT_WIDTH | | 0-11 | GOUT | TODO |
| CFG_RFIFO_CPORT_MAP | | 0-15 | GOUT | TODO |
| CFG_WFIFO_CPORT_MAP | | 0-15 | GOUT | TODO |
| CMD_DATA | 0-5 | 0-59 | GOUT | TODO |
| CMD_PORT_CLK | 0-5 | | DCMUX | TODO |
| CMD_READY | 0-5 | | GIN | TODO |
| CMD_VALID | 0-5 | | GOUT | TODO |
| RD_CLK | 0-3 | | DCMUX | TODO |
| RD_DATA | 0-3 | 0-79 | GIN | TODO |
| RD_READY | 0-3 | | GOUT | TODO |
| RD_VALID | 0-3 | | GIN | TODO |
| WRACK_DATA | 0-5 | 0-9 | GIN | TODO |
| WRACK_READY | 0-5 | | GOUT | TODO |
| WRACK_VALID | 0-5 | | GIN | TODO |
| WR_CLK | 0-3 | | DCMUX | TODO |
| WR_DATA | 0-3 | 0-89 | GOUT | TODO |
| WR_READY | 0-3 | | GIN | TODO |
| WR_VALID | 0-3 | | GOUT | TODO |

HPS_HPS2FPGA

| Port Name | Instance | Port bits | Route node type | Documentation |
|------------------|----------|-----------|-----------------|---------------|
| ARADDR | | 0-29 | GIN | TODO |
| ARBURST | | 0-1 | GIN | TODO |
| ARCACHE | | 0-3 | GIN | TODO |
| ARID | | 0-11 | GIN | TODO |
| ARLEN | | 0-3 | GIN | TODO |
| ARLOCK | | 0-1 | GIN | TODO |
| ARPROT | | 0-2 | GIN | TODO |
| ARREADY | | | GOUT | TODO |
| ARSIZE | | 0-2 | GIN | TODO |
| ARVALID | | | GIN | TODO |
| AWADDR | | 0-29 | GIN | TODO |
| AWBURST | | 0-1 | GIN | TODO |
| AWCACHE | | 0-3 | GIN | TODO |
| AWID | | 0-11 | GIN | TODO |
| AWLEN | | 0-3 | GIN | TODO |
| AWLOCK | | 0-1 | GIN | TODO |
| AWPROT | | 0-2 | GIN | TODO |
| AWREADY | | | GOUT | TODO |
| AWSIZE | | 0-2 | GIN | TODO |
| AWVALID | | | GIN | TODO |
| BID | | 0-11 | GOUT | TODO |
| BREADY | | | GIN | TODO |
| BRESP | | 0-1 | GOUT | TODO |
| BVALID | | | GOUT | TODO |
| CLK | | | DCMUX | TODO |
| PORT_SIZE_CONFIG | | 0-1 | GOUT | TODO |
| RDATA | | 0-127 | GOUT | TODO |
| RID | | 0-11 | GOUT | TODO |
| RLAST | | | GOUT | TODO |
| RREADY | | | GIN | TODO |
| RRESP | | 0-1 | GOUT | TODO |
| RVALID | | | GOUT | TODO |
| WDATA | | 0-127 | GIN | TODO |
| WID | | 0-11 | GIN | TODO |
| WLAST | | | GIN | TODO |
| WREADY | | | GOUT | TODO |
| WSTRB | | 0-15 | GIN | TODO |
| WVALID | | | GIN | TODO |

HPS_HPS2FPGA_LIGHT_WEIGHT

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| ARADDR | | 0-20 | GIN | TODO |
| ARBURST | | 0-1 | GIN | TODO |
| ARCACHE | | 0-3 | GIN | TODO |
| ARID | | 0-11 | GIN | TODO |
| ARLEN | | 0-3 | GIN | TODO |
| ARLOCK | | 0-1 | GIN | TODO |
| ARPROT | | 0-2 | GIN | TODO |
| ARREADY | | | GOUT | TODO |
| ARSIZE | | 0-2 | GIN | TODO |
| ARVALID | | | GIN | TODO |
| AWADDR | | 0-20 | GIN | TODO |
| AWBURST | | 0-1 | GIN | TODO |
| AWCACHE | | 0-3 | GIN | TODO |
| AWID | | 0-11 | GIN | TODO |
| AWLEN | | 0-3 | GIN | TODO |
| AWLOCK | | 0-1 | GIN | TODO |
| AWPROT | | 0-2 | GIN | TODO |
| AWREADY | | | GOUT | TODO |
| AWSIZE | | 0-2 | GIN | TODO |
| AWVALID | | | GIN | TODO |
| BID | | 0-11 | GOUT | TODO |
| BREADY | | | GIN | TODO |
| BRESP | | 0-1 | GOUT | TODO |
| BVALID | | | GOUT | TODO |
| CLK | | | DCMUX | TODO |
| RDATA | | 0-31 | GOUT | TODO |
| RID | | 0-11 | GOUT | TODO |
| RLAST | | | GOUT | TODO |
| RREADY | | | GIN | TODO |
| RRESP | | 0-1 | GOUT | TODO |
| RVALID | | | GOUT | TODO |
| WDATA | | 0-31 | GIN | TODO |
| WID | | 0-11 | GIN | TODO |
| WLAST | | | GIN | TODO |
| WREADY | | | GOUT | TODO |
| WSTRB | | 0-3 | GIN | TODO |
| WVALID | | | GIN | TODO |

HPS_INTERRUPTS

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------------|----------|-----------|-----------------|---------------|
| H2F_CAN_IRQ | 0-1 | | GIN | TODO |
| H2F_CLKMGR_IRQ | | | GIN | TODO |
| H2F_CTI_IRQ_N | 0-1 | | GIN | TODO |
| H2F_DMA_ABORT_IRQ | | | GIN | TODO |
| H2F_DMA_IRQ | 0-7 | | GIN | TODO |
| H2F_EMAC_IRQ | 0-1 | | GIN | TODO |
| H2F_FPGA_MAN_IRQ | | | GIN | TODO |
| H2F_GPIO_IRQ | 0-2 | | GIN | TODO |
| H2F_I2C_EMAC_IRQ | 0-1 | | GIN | TODO |
| H2F_I2C_IRQ | 0-1 | | GIN | TODO |
| H2F_L4SP_IRQ | 0-1 | | GIN | TODO |
| H2F_MPUWAKEUP_IRQ | | | GIN | TODO |
| H2F_NAND_IRQ | | | GIN | TODO |
| H2F_OSC_IRQ | 0-1 | | GIN | TODO |
| H2F_QSPI_IRQ | | | GIN | TODO |
| H2F_SDMMC_IRQ | | | GIN | TODO |
| H2F_SPI_IRQ | 0-3 | | GIN | TODO |
| H2F_UART_IRQ | 0-1 | | GIN | TODO |
| H2F_USB_IRQ | 0-1 | | GIN | TODO |
| H2F_WDOG_IRQ | 0-1 | | GIN | TODO |
| IRQ | | 0-63 | GOUT | TODO |

HPS_JTAG

| Port Name | Instance | Port bits | Route node type | Documentation |
|------------|----------|-----------|-----------------|---------------|
| NENAB_JTAG | | | GIN | TODO |
| NTRST | | | GIN | TODO |
| TCK | | | GIN | TODO |
| TDI | | | GIN | TODO |
| TMS | | | GIN | TODO |

HPS_LOAN_IO

| Port Name | Instance | Port bits | Route node type | Documentation |
|------------|----------|-----------|-----------------|---------------|
| INPUT_ONLY | | 0-13 | GIN | TODO |
| LOANIO_IN | | 0-70 | GIN | TODO |
| LOANIO_OE | | 0-70 | GOUT | TODO |
| LOANIO_OUT | | 0-70 | GOUT | TODO |

HPS_MPU_EVENT_STANDBY

| Port Name | Instance | Port bits | Route node type | Documentation |
|------------|----------|-----------|-----------------|---------------|
| EVENTI | | | GOUT | TODO |
| EVENTO | | | GIN | TODO |
| STANDBYWFE | | 0-1 | GIN | TODO |
| STANDBYWFI | | 0-1 | GIN | TODO |

HPS_MPU_GENERAL_PURPOSE

This block provides one input and one output 32 bits port directly accessible from the arm cores at 0xff706010 (arm to fpga) and 0xff706014 (fpga to arm).

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|-----------------------|
| GP_IN | | 0-31 | GOUT | Port from fpga to arm |
| GP_OUT | | 0-31 | GIN | Port from arm to fpga |

HPS_PERIPHERAL_CAN

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| RXD | | | GOUT | TODO |
| TXD | | | GIN | TODO |

HPS_PERIPHERAL_EMAC

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------------|----------|-----------|-----------------|---------------|
| CLK_RX_I | | | DCMUX | TODO |
| CLK_TX_I | | | DCMUX | TODO |
| GMII_MDC_O | | | GIN | TODO |
| GMII_MDI_I | | | GOUT | TODO |
| GMII_MDO_O | | | GIN | TODO |
| GMII_MDO_O_E | | | GIN | TODO |
| PHY_COL_I | | | GOUT | TODO |
| PHY_CRS_I | | | GOUT | TODO |
| PHY_RXDV_I | | | GOUT | TODO |
| PHY_RXD_I | | 0-7 | GOUT | TODO |
| PHY_RXER_I | | | GOUT | TODO |
| PHY_TXD_O | | 0-7 | GIN | TODO |
| PHY_TXEN_O | | | GIN | TODO |
| PHY_TXER_O | | | GIN | TODO |
| PTP_AUX_TS_TRIG_I | | | GOUT | TODO |
| PTP_PPS_O | | | GIN | TODO |
| RST_CLK_RX_N_O | | | GIN | TODO |
| RST_CLK_TX_N_O | | | GIN | TODO |

HPS_PERIPHERAL_I2C

(4 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| OUT_CLK | | | GIN | TODO |
| OUT_DATA | | | GIN | TODO |
| SCL | | | DCMUX | TODO |
| SDA | | | GOUT | TODO |

HPS_PERIPHERAL_NAND

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| ADQ_IN | | 0-7 | GOUT | TODO |
| ADQ_OE | | | GIN | TODO |
| ADQ_OUT | | 0-7 | GIN | TODO |
| ALE | | | GIN | TODO |
| CEBAR | | 0-3 | GIN | TODO |
| CLE | | | GIN | TODO |
| RDY_BUSY | | 0-3 | GOUT | TODO |
| REBAR | | | GIN | TODO |
| WEBAR | | | GIN | TODO |
| WPBAR | | | GIN | TODO |

HPS_PERIPHERAL_QSPI

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| MI | 0-3 | | GOUT | TODO |
| MO | 0-3 | | GIN | TODO |
| N_MO_EN | | 0-3 | GIN | TODO |
| N_SS_OUT | | 0-3 | GIN | TODO |

HPS_PERIPHERAL_SDMMC

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------|----------|-----------|-----------------|---------------|
| CARD_INTN_I | | | GOUT | TODO |
| CCLK_OUT | | | GIN | TODO |
| CDN_I | | | GOUT | TODO |
| CLK_IN | | | GOUT | TODO |
| CMD_EN | | | GIN | TODO |
| CMD_I | | | GOUT | TODO |
| CMD_O | | | GIN | TODO |
| DATA_EN | | 0-7 | GIN | TODO |
| DATA_I | | 0-7 | GOUT | TODO |
| DATA_O | | 0-7 | GIN | TODO |
| PWR_ENA_O | | | GIN | TODO |
| RSTN_O | | | GIN | TODO |
| VS_O | | | GIN | TODO |
| WP_I | | | GOUT | TODO |

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| RXD | | | GOUT | TODO |
| SSI_OE_N | | | GIN | TODO |
| SS_IN_N | | | GOUT | TODO |
| SS_N | 0-3 | | GIN | TODO |
| TXD | | | GIN | TODO |

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| RXD | | | GOUT | TODO |
| SCLK_IN | | | DCMUX | TODO |
| SSI_OE_N | | | GIN | TODO |
| SS_IN_N | | | GOUT | TODO |
| TXD | | | GIN | TODO |

HPS_PERIPHERAL_UART

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| CTS | | | GOUT | TODO |
| DCD | | | GOUT | TODO |
| DSR | | | GOUT | TODO |
| DTR | | | GIN | TODO |
| OUT_N | 0-1 | | GIN | TODO |
| RI | | | GOUT | TODO |
| RTS | | | GIN | TODO |
| RXD | | | GOUT | TODO |
| TXD | | | GIN | TODO |

HPS_PERIPHERAL_USB

(2 blocks)

| Port Name | Instance | Port bits | Route node type | Documentation |
|-------------|----------|-----------|-----------------|---------------|
| CLK | | | DCMUX | TODO |
| DATAIN | | 0-7 | GOUT | TODO |
| DATAOUT | | 0-7 | GIN | TODO |
| DATA_OUT_EN | | 0-7 | GIN | TODO |
| DIR | | | GOUT | TODO |
| NXT | | | GOUT | TODO |
| STP | | | GIN | TODO |

HPS_STM_EVENT

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------|----------|-----------|-----------------|---------------|
| STM_EVENT | | 0-27 | GOUT | TODO |

HPS_TEST

| Port Name | Instance | Port bits | Route node type | Documentation |
|-----------------------------------|----------|-----------|-----------------|---------------|
| CFG_DFX_BYPASS_ENABLE | | | GOUT | TODO |
| DFT_IN_FPGA_ATPG_EN | | | GOUT | TODO |
| DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN | | 0-5 | GOUT | TODO |
| DFT_IN_FPGA_AVSTRDCLK_TESTEN | | 0-3 | GOUT | TODO |
| DFT_IN_FPGA_AVSTWRCLK_TESTEN | | 0-3 | GOUT | TODO |
| DFT_IN_FPGA_BISTEN | | | GOUT | TODO |
| DFT_IN_FPGA_BIST_CPU_SI | | | GOUT | TODO |
| DFT_IN_FPGA_BIST_L2_SI | | | GOUT | TODO |
| DFT_IN_FPGA_BIST_NRST | | | GOUT | TODO |
| DFT_IN_FPGA_BIST_PERI_SI | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_BIST_SE | | | GOUT | TODO |

Table 18 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Documentation |
|--|----------|------------|-----------------|---------------|
| DFT_IN_FPGA_CANTESTEN | 0-1 | 1 OIT DIES | GOUT | TODO |
| DFT IN FPGA CFGTESTEN | 0-1 | | GOUT | TODO |
| DFT_IN_FPGA_CTICLK_TESTEN | | | GOUT | TODO |
| DFT_IN_FFGA_CTICLK_TESTEN DFT IN FPGA DBGATTESTEN | | | GOUT | TODO |
| DFT_IN_FFGA_DBGTESTEN DFT_IN_FPGA_DBGTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_DBGTMTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_DBGTRTESTEN DFT_IN_FPGA_DBGTRTESTEN | | | GOUT | TODO |
| | | | | |
| DFT_IN_FPGA_DDR2XDQSTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_DDRDQSTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_DDRDQTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_DLLNRST | | | GOUT | TODO |
| DFT_IN_FPGA_DLLUPDWNEN | | | GOUT | TODO |
| DFT_IN_FPGA_DLLUPNDN | | | GOUT | TODO |
| DFT_IN_FPGA_DQSUPDTEN | | 0-4 | GOUT | TODO |
| DFT_IN_FPGA_ECCBYP | | | GOUT | TODO |
| DFT_IN_FPGA_EMACTESTEN | 0-1 | | GOUT | TODO |
| DFT_IN_FPGA_F2SAXICLK_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_F2SPCLKDBG_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_FMBHNIOTRI | | | GOUT | TODO |
| DFT_IN_FPGA_FMCSREN | | | GOUT | TODO |
| DFT_IN_FPGA_FMNIOTRI | | | GOUT | TODO |
| DFT_IN_FPGA_FMPLNIOTRI | | | GOUT | TODO |
| DFT_IN_FPGA_GPIODBTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_HIOCLKIN0 | | | GOUT | TODO |
| DFT_IN_FPGA_HIOSCANCLK_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_HIOSCANEN | | | GOUT | TODO |
| DFT_IN_FPGA_HIOSCANIN | | 0-1 | GOUT | TODO |
| DFT_IN_FPGA_HIOSCLR | | | GOUT | TODO |
| DFT_IN_FPGA_IPSCCLK | | | GOUT | TODO |
| DFT_IN_FPGA_IPSCENABLE | | 0-11 | GOUT | TODO |
| DFT_IN_FPGA_IPSCIN | | | GOUT | TODO |
| DFT_IN_FPGA_IPSCUPDATE | | | GOUT | TODO |
| DFT_IN_FPGA_L3MAINTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_L3MPTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_L3SPTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_L4MAINTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_L4MPTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_L4SPTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_LWH2FAXICLK_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_MEM_CPU_SI | | | GOUT | TODO |
| DFT_IN_FPGA_MEM_L2_SI | | | GOUT | TODO |
| DFT_IN_FPGA_MEM_PERI_SI | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_MEM_SE | | | GOUT | TODO |
| DFT_IN_FPGA_MPUL2RAMTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_MPUPERITESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_MPUTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_MPU_SCAN_MODE | | | GOUT | TODO |
| DFT IN FPGA MTESTEN | | | GOUT | TODO |
| DFT IN FPGA NANDTESTEN | | | GOUT | TODO |
| D: 1_11(_11 ()(1_1()11()11()11() | | | 5001 | 1000 |

Table 18 – continued from previous page

| Port Name | continued from Instance | Port bits | Route node type | Documentation |
|--|----------------------------|------------|-----------------|------------------|
| DFT_IN_FPGA_NANDXTESTEN | mstance | 1 OIT DIES | GOUT | TODO |
| DFT_IN_FPGA_OCTCLKENUSR | | | GOUT | TODO |
| DFT_IN_FPGA_OCTCLKUSR | | | GOUT | TODO |
| DFT_IN_FPGA_OCTENSERUSER | | | GOUT | TODO |
| DFT_IN_FPGA_OCTNCLRUSR | | | GOUT | TODO |
| DFT_IN_FPGA_OCTS2PLOAD | | | GOUT | TODO |
| DFT_IN_FPGA_OCTSCANCLK | | | GOUT | TODO |
| DFT_IN_FPGA_OCTSCANEN | | | GOUT | TODO |
| DFT_IN_FPGA_OCTSCANEN DFT_IN_FPGA_OCTSCANIN | | | GOUT | TODO |
| DFT_IN_FFGA_OCTSCANIN DFT IN FPGA OCTSERDATA | | | GOUT | TODO |
| DFT_IN_FPGA_OCTSENDATA DFT_IN_FPGA_OSCITESTEN | | | GOUT | TODO |
| | | | GOUT | TODO |
| DFT_IN_FPGA_PIPELINE_SE_ENABLE | | | | |
| DFT_IN_FPGA_PLLBYPASS | | | GOUT | TODO |
| DFT_IN_FPGA_PLLBYPASS_SEL | | | GOUT | TODO |
| DFT_IN_FPGA_PLLTEST_INPUT_EN | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_ADVANCE | 0.2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_BG_PWRDN | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_BG_RESET | 0-2 | 0.11 | GOUT | TODO |
| DFT_IN_FPGA_PLL_BWADJ | | 0-11 | GOUT | TODO |
| DFT_IN_FPGA_PLL_CLKF | | 0-12 | GOUT | TODO |
| DFT_IN_FPGA_PLL_CLKOD | | 0-8 | GOUT | TODO |
| DFT_IN_FPGA_PLL_CLKR | | 0-5 | GOUT | TODO |
| DFT_IN_FPGA_PLL_CLK_SELECT | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_ENSAT | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_FASTEN | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_OUTRESET | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_OUTRESETALL | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_PWRDN | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_EXT_SEL | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_PWRDN | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_RESET | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_DRV | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_OUT | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_REP | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_REG_TEST_SEL | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_RESET | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_STEP | | | GOUT | TODO |
| DFT_IN_FPGA_PLL_TEST | 0-2 | | GOUT | TODO |
| DFT_IN_FPGA_PLL_TESTBUS_SEL | | 0-4 | GOUT | TODO |
| DFT_IN_FPGA_PSTDQSENA | | | GOUT | TODO |
| DFT_IN_FPGA_QSPITESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_S2FAXICLK_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_SCANIN | | 0-389 | GOUT | TODO |
| DFT_IN_FPGA_SCAN_EN | | | GOUT | TODO |
| DFT_IN_FPGA_SDMMCTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_SPIMTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_TEST_CKEN | | | GOUT | TODO |
| DFT_IN_FPGA_TEST_CLK | | | DCMUX | TODO |
| DFT_IN_FPGA_TEST_CLKOFF | | | GOUT | TODO |
| | | l . | | les on nevt nage |

Table 18 – continued from previous page

| Table 18 – co | | | • | |
|-----------------------------------|----------|-----------|-----------------|---------------|
| Port Name | Instance | Port bits | Route node type | Documentation |
| DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_USBMPTESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_USBULPICLK_TESTEN | | 0-1 | GOUT | TODO |
| DFT_IN_FPGA_VIOSCANCLK_TESTEN | | | GOUT | TODO |
| DFT_IN_FPGA_VIOSCANEN | | | GOUT | TODO |
| DFT_IN_FPGA_VIOSCANIN | | | GOUT | TODO |
| DFT_IN_HPS_TESTMODE_N | | | GOUT | TODO |
| DFT_OUT_FPGA_BIST_CPU_SO | | | GIN | TODO |
| DFT_OUT_FPGA_BIST_L2_SO | | | GIN | TODO |
| DFT_OUT_FPGA_BIST_PERI_SO | 0-2 | | GIN | TODO |
| DFT_OUT_FPGA_DLLLOCKED | | | GIN | TODO |
| DFT_OUT_FPGA_DLLSETTING | | 0-6 | GIN | TODO |
| DFT_OUT_FPGA_DLLUPDWNCORE | | | GIN | TODO |
| DFT_OUT_FPGA_HIOCDATA3IN | | 0-44 | GIN | TODO |
| DFT_OUT_FPGA_HIODQSOUT | | 0-4 | GIN | TODO |
| DFT_OUT_FPGA_HIODQSUNGATING | | 0-4 | GIN | TODO |
| DFT_OUT_FPGA_HIOOCTRT | | 0-4 | GIN | TODO |
| DFT_OUT_FPGA_HIOSCANOUT | | 0-1 | GIN | TODO |
| DFT_OUT_FPGA_IPSCOUT | | 0-4 | GIN | TODO |
| DFT_OUT_FPGA_MEM_CPU_SO | | | GIN | TODO |
| DFT_OUT_FPGA_MEM_L2_SO | | | GIN | TODO |
| DFT_OUT_FPGA_MEM_PERI_SO | 0-2 | | GIN | TODO |
| DFT_OUT_FPGA_OCTCLKUSRDFT | | | GIN | TODO |
| DFT_OUT_FPGA_OCTCOMPOUT_RDN | | | GIN | TODO |
| DFT_OUT_FPGA_OCTCOMPOUT_RUP | | | GIN | TODO |
| DFT_OUT_FPGA_OCTSCANOUT | | | GIN | TODO |
| DFT_OUT_FPGA_OCTSERDATA | | | GIN | TODO |
| DFT_OUT_FPGA_PLL_TESTBUS_OUT | | 0-2 | GIN | TODO |
| DFT_OUT_FPGA_PSTTRACKSAMPLE | | 0-4 | GIN | TODO |
| DFT OUT FPGA PSTVFIFO | | 0-4 | GIN | TODO |
| DFT_OUT_FPGA_SCANOUT_100_126 | | 0-26 | GIN | TODO |
| DFT_OUT_FPGA_SCANOUT_131_250 | | 0-119 | GIN | TODO |
| DFT_OUT_FPGA_SCANOUT_15_83 | | 0-68 | GIN | TODO |
| DFT_OUT_FPGA_SCANOUT_254_264 | | 0-10 | GIN | TODO |
| DFT_OUT_FPGA_SCANOUT_271_389 | | 0-118 | GIN | TODO |
| DFT OUT FPGA SCANOUT 2 3 | | 0-1 | GIN | TODO |
| DFT_OUT_FPGA_VIOSCANOUT | | | GIN | TODO |
| DFX_IN_FPGA_T2_CLK | | | GOUT | TODO |
| DFX_IN_FPGA_T2_DATAIN | | | GOUT | TODO |
| DFX_IN_FPGA_T2_SCAN_EN_N | | | GOUT | TODO |
| DFX_OUT_FPGA_DATA | | 0-17 | GIN | TODO |
| DFX OUT FPGA DCLK | | J 2. | GIN | TODO |
| DFX_OUT_FPGA_OSC1_CLK | | | GIN | TODO |
| DFX OUT FPGA PR REQUEST | | | GIN | TODO |
| DFX_OUT_FPGA_S2F_DATA | + | 0-31 | GIN | TODO |
| DFX_OUT_FPGA_SDRAM_OBSERVE | + | 0-4 | GIN | TODO |
| DFX_OUT_FPGA_T2_DATAOUT | + | J 1 | GIN | TODO |
| DFX SCAN CLK | + | | GOUT | TODO |
| DFX_SCAN_DIN | | | GOUT | TODO |
| DI V DOUIT DIIA | | | | TODO |

Table 18 – continued from previous page

| Port Name | Instance | Port bits | Route node type | Documentation |
|----------------------|----------|-----------|-----------------|---------------|
| DFX_SCAN_DOUT | | | GIN | TODO |
| DFX_SCAN_EN | | | GOUT | TODO |
| DFX_SCAN_LOAD | | | GOUT | TODO |
| F2S_CTRL | | | GOUT | TODO |
| F2S_JTAG_ENABLE_CORE | | | GOUT | TODO |

HPS_TPIU_TRACE

| Port Name | Instance | Port bits | Route node type | Documentation |
|--------------|----------|-----------|-----------------|---------------|
| TRACECLKIN | | | DCMUX | TODO |
| TRACECLK_CTL | | | GOUT | TODO |
| TRACE_DATA | | 0-31 | GIN | TODO |

2.4 Options

| Name | Туре | Values | Default | Documentation |
|-----------------------------------|-------------------|-----------|---------|---------------|
| AL- | Bool | t/f | f | TODO |
| LOW_DEVICE_WID | E_OUTPUT_ENABLE | E_DIS | | |
| COMPRES- | Bool | t/f | f | TODO |
| SION_DIS | | | | |
| CRC_DIVIDE_ORDI | E R Num | • 0-8 | 0 | TODO |
| | | 0 0 | | |
| CRC_ERROR_DETE | C B 60N_EN | t/f | f | TODO |
| CVPCIE_MODE | Ram | 0-3 | 0 | TODO |
| CVP_CONF_DONE_ | E B lool | t/f | f | TODO |
| DE- | Bool | t/f | f | TODO |
| VICE_WIDE_RESET | _EN | | | |
| DRIVE_STRENGTH | Ram | 0-3 | 0 | TODO |
| IDCODE | Ram | 00-ff | | TODO |
| IOCSR_READY_FRO | OMAOGISR_DONE_EN | t/f | f | TODO |
| JTAG_ID | Ram | 32 bits | | TODO |
| NCEO_DIS | Bool | t/f | f | TODO |
| OCT_DONE_DIS | Bool | t/f | f | TODO |
| OPT_A | Ram | 0000-ffff | | TODO |
| OPT_B | Ram | 64 bits | | TODO |
| RE- | Bool | t/f | f | TODO |
| LEASE_CLEARS_BEFORE_TRISTATES_DIS | | | | |
| RETRY_CONFIG_O | | t/f | f | TODO |
| START_UP_CLOCK | Ram | 00-ff | 40 | TODO |

2.4. Options 121

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

| Грит | Time | Dina | Ciza in mm | Ciao in nino |
|---------|------|------|------------|--------------|
| Enum | Туре | Pins | Size in mm | Size in pins |
| PKG_F17 | f | 256 | 16x16 | 17x17 |
| PKG_F23 | f | 484 | 22x22 | 23x23 |
| PKG_F27 | f | 672 | 26x26 | 27x27 |
| PKG_F31 | f | 896 | 30x30 | 31x31 |
| PKG_F35 | f | 1152 | 34x34 | 35x35 |
| PKG_U15 | u | 324 | 18x18 | 15x15 |
| PKG_U19 | u | 484 | 22x22 | 19x19 |
| PKG_U23 | u | 672 | 28x28 | 23x23 |
| PKG_M11 | m | 301 | 21x21 | 11x11 |
| PKG_M13 | m | 383 | 25x25 | 13x13 |
| PKG_M15 | m | 484 | 28x28 | 15x15 |

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
 char pcie, gxb, hmc;
 uint16_t io, gpio;
};
struct variant_info {
  const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die_info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
 // ...
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- · variant its associated variant_info
- package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- · gpio number of fpga-usable gpios

The Variant fields are:

• name - name of the variant, for instance se120b

- · die its associated die info
- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

```
using pos_t = uint16_t;  // Tile position

static constexpr uint32_t pos2x(pos_t xy);
static constexpr uint32_t pos2y(pos_t xy);
static constexpr pos_t xy2pos(uint32_t x, uint32_t y);
```

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t y, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
```

(continued from previous page)

```
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                               // Port node id
enum block_type_t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex, int16_
→t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_t_
→bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt(pnode_t pn);
constexpr uint32_t     pn2y (pnode_t pn);
                   pn2bi(pnode_t pn);
constexpr int8_t
constexpr int16_t
                     pn2pi(pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE, and pnode_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

```
std::vector<pnode_t> p2p_from(pnode_t pn) const;
pnode_t p2p_to(pnode_t pn) const;
```

These two methods allow to find the direct connections between logic port nodes of different logic blocks. The connections being 1:N the p2p_from method can give multiple results while p2p_to only answers one node or the value 0

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

Alternatively the pos_get_bels() method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;

struct bmux_setting_t {
  block_type_t btype;
  pos_t pos;
  bmux_type_t mux;
  int midx;
  int type;
  bool def;
  uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
```

(continued from previous page)

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.7 Inverters management

```
struct inv_setting_t {
    rnode_t node;
    bool value;
    bool def;
};
std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.8 Pin/package management

(continued from previous page)

```
PIN_HPS
                 = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
  PIN_DQS
          = 0 \times 000000020
 PIN_DQS_DIS
                = 0x00000030,
  PIN_DQSB
                = 0x00000040,
  PIN_DQSB_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00
  PIN\_DO\_NOT\_USE = 0x00000100,
  PIN_GXP_RREF = 0x00000200,
           = 0x00000300, \\ = 0x00000400,
 PIN_NC
 PIN_VCC
  PIN_VCCL_SENSE = 0x00000500,
 PIN \ VCCN = 0x00000600.
  PIN_VCCPD
                = 0x00000700,
 PIN_VREF
                = 0x00000800.
           = 0 \times 00000900,
 PIN_VSS
 PIN_VSS_SENSE = 0x000000a00,
};
struct pin_info_t {
 uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
  const char *function;
  const char *io_block;
  double r, c, 1, length;
  int delay_ps;
  int index:
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
const pin_info_t *pin_find_pnode(pnode_t pn) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire

- delay_ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination. The pin_find_pos method looks up a pin from a gpio or hmc pnode.

3.9 Options

```
struct opt_setting_t {
  bmux_type_t mux;
  bool def:
  int type;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
  std::vector<uint8_t> r;
};
int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

3.11 HMC bypass

```
pnode_t hmc_get_bypass(pnode_t pn) const;
```

The hmc_get_bypass method gives the associated HMC port to a given one when in bypass mode. Specifically, to find the rnode corresponding to a given GPIO port connected to the HMC in bypass mode do:

- Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN). There should be only one even in the p2p_from case.
- Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independent)

• Get the associated routing node with pnode_to_rnode.

3.11. HMC bypass 131

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

mistral-cv bels <model>

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

mistral-cv comp <file.bt> <file.rbf>

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

mistral-cv diff <model> <file1.rbf> <file2.rbf>

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory and generated compressed per-die binary data that is embedded in the library. The source code generation is currently done with python programs (tools directory) and the binary data through the routes-to-bin executable.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001_

-3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.004.

→0003
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

5.3 Block muxes

The lists of block muxes and options muxes are independant of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and : indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by '|', or they're set as one set per line start with an indented '*'.

The lab, mlab, ml0k, mlab and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.9 Binary data

5.9.1 Generation and embedding

The binary blocks are accessible as individual files as <chip>-r.bin in the libmistral build subdirectory. They're embedded into object files and linked in the library where they're accessed through symbols _binary_<chip>_r_bin_start and _binary_<chip>_r_bin_end.

The .bin files are generated with the routes-to-bin executable:

routes-to-bin mistral/data <chip> build/libmistral

The decompressed data starts by a header and is followed by a number of data blocks.

5.4. Logic blocks

5.9.2 Header

```
uint32_t off_rnode
uint32_t off_rnode_end
uint32_t off_rnode_hash
uint32_t size_rnode_hash
uint32_t count_rnode
```

- off_rnode: offset from the start of the data of the routing node information block
- off_rnode: offset from the start of the data of the end of the routing node information block
- off_rnode_hash: offset from the start of the data of the routing node hash block
- size_rnode_hash: number of entries in the routing node hash block
- count_rnode: number of routing nodes

5.9.3 Routing node information block

This block consists of a sequence of variable-length records, one per node. The non-variable part is in the structure rnode_base.

```
rnode_t node
uint32_t pattern
uint32_t fw_pos
rnode_t sources[]
```

- node: id of the routing node
- pattern: pattern number of the mux
- fw_pos: position of the mux in the firmware as x + y*width
- sources[]: array of sources, size = rmux_patterns[pattern].span

The position of the end of the block is available in the global header to know when to stop when scanning. The class method rnode_next allows to go from one rnode_base to the next. The class method rnode_sources provides a pointer to the start of the sources array from the rnode_base object.

5.9.4 Routing node hash

The block is an array of rnode_hash_entry structures.

```
uint32_t rnode_offset
uint32_t next
```

- rnode_offset: offset in bytes of the rnode_base from the start of the routing node information block. 0xffffffff if not present
- next: index of the next entry for the same hash index in the routing node hash array, 0 if none

The initial hash index for a given rnode id is id % size_rnode_hash. The size is hand-tuned to have a maximum depth of 3 and have less than 10k nodes with depth>1.

The method rnode_lookup does the hash lookup and provides a pointer to the rnode_base if the node exists.