Mistral documentation

Release 1.0

CONTENTS

1	The (Cyclone V FPGA
	1.1	The FPGAs
	1.2	Bitstream stucture
	1.3	Logic blocks
	1.4	Routing network
	1.5	Programmable inverters
2	Cyclo	oneV internals description
	2.1	Routing network
	2.2	Inner logic blocks
	2.3	Peripheral logic blocks
	2.4	Options
3	Cyclo	oneV library usage
	3.1	Library structure
	3.2	Packages
	3.3	Model information
	3.4	pos, rnode and pnode
	3.5	Routing network management
	3.6	Logic block management
	3.7	Inverters management
	3.8	Pin/package management
	3.9	Options
	3.10	Bitstream management
	3.11	HMC bypass
4	The 1	mistral-cv command-line program 145
	4.1	models
	4.2	routes
	4.3	routes2
	4.4	cycle
	4.5	bels
	4.6	decomp
	4.7	comp
	4.8	diff
5	Mist	ral CycloneV library internals
	5.1	Structure
	5.2	Routing data
	5.3	Block muxes

5.4	Logic blocks	149
5.5	Inverters	149
5.6	Forced-1 bits	149
5.7	Packages	149
5.8	Models	149
5.9	Binary data	149

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- · Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most of the periphery routing nodes (GIN, GOUT, DCMUX, GCLK, RCLK, PCLK) invert the signal. The inner nodes of the data networks never invert, the situation with the clock network is not yet clear. Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter. Each block connection description indicates whether the node is inverting (n=no, i=yes, p=programmable, ?=unknown yet).

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell $9 \rightarrow \text{cells } 0-9 \rightarrow \text{lab } (x, u-1)$ cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

Name	Instance	Туре	Values	Default	Documenta-
					tion
ARITH_SEL	0-9	Mux		lut	Select whether
			 adder 		the data input
			• lut		of the FF is the
					LUTs or the
					adder
BCLK_SEL	0-9	Mux		off	Select the clock
			• off		input to the two
			• clk0		middle FFs
			• clk1		
			• clk2		
BCLR_SEL	0-9	Num		0	Select the aclr
			• 0-1		input to the two
					bottom FFs

Table 1 – continued from previous page

			11/1	D (1:	
Name	Instance	Туре	Values	Default	Documenta- tion
BDFF0	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1L	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BEF_SEL	0-9	Mux		e	Select which
			• e		input goes to the
			• f		sdata input of
					the two bottom
BMODE	0-9	Mux		c_e	FFs Connectivity
DIVIODE		With	• e_1	0_0	mode of the
			• f_1		bottom part of
			• c_e		the cell
			• c_f		uno con
BPKREG0	0-9	Bool	t/f	f	Force the top
					FF of the bot-
					tom half to get
					its input from
					tef_sel
BPKREG1	0-9	Bool	t/f	f	Force the bot-
BSCLR_DIS	0-9	Bool	t/f	f	
Dat OVD EM	0.0		. 10		
BSLOAD_EN	0-9	Rool	t/I	1	
B_FEEDBACK_	SE0 -9	Num		0	Select which of
_			• 0-1		the FFs goes to
					the bottom feed-
					back line
LUT_MASK	0-9	Ram	64 bits	0	LUT values, A
					has bits 0-15, B
					16-23, C 24-31,
					D 32-47, E 48-
					55. F 56-63
BPKREG1 BSCLR_DIS BSLOAD_EN B_FEEDBACK_	0-9 0-9 0-9	Bool Bool Num	t/f t/f t/f • 0-1	f f 0	FF of the bottom half to get its input from tef_sel Force the bottom FF of the bottom half to get its input from tef_sel Disable sync clear for the bottom half Select whether to enable the sync load line of the two bottom FFs Select which of the FFs goes to the bottom feedback line LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48-

Table 1 – continued from previous page

Name	Instance	Type	\/al	Defectiv	· · · ·
		Туре	Values	Default	Documenta- tion
SHARE	0-9	Bool	t/f	f	Route the share line to the addition
TCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	Select the clock input for the top and bottom FFs
TCLR_SEL	0-9	Num	• 0-1	0	Select the aclr input to the two top FFs
TDFF0	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TDFF1	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TDFF1L	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TEF_SEL	0-9	Mux	• e • f	e	Select which input goes to the sdata input of the two top FFs
TMODE	0-9	Mux	• e_0 • f_0 • d_e • d_f	d_e	Connectivity mode of the top part of the cell
TPKREG0	0-9	Bool	t/f	f	Force the top FF of the top half to get its input from tef_sel
TPKREG1	0-9	Bool	t/f	f	Force the bot- tom FF of the top half to get its input from tef_sel
TSCLR_DIS	0-9	Bool	t/f	f	Disable sync clear for the top half
TSLOAD_EN	0-9	Bool	t/f	f	Select whether to enable the sync load line of the two top FFs

Table 1 – continued from previous page

Nama	Inotonoo		Volues		Dogumento
Name	Instance	Туре	Values	Default	Documenta- tion
T_FEEDBACK_	SB0-9	Num	• 0-1	0	Select which of the FFs goes to the top feedback line
ACLR0_INV		Bool	t/f	f	Optional inverter for asynchronous clear 0
ACLR0_SEL		Mux	• din3 • aclr0	din3	Selects between clock and data for async clear 0
ACLR1_INV		Bool	t/f	f	Optional inverter for asynchronous clear 1
ACLR1_SEL		Mux	• din2 • aclr1	din2	Selects between clock and data for async clear 1
BTO_DIS		Bool	t/f	f	When disabled, allows carry in/share in from local cell 4 into local cell 5
BYPASS_DIS		Bool	t/f	t	Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)
CLK0_INV		Bool	t/f	f	Optional inverter for clock
CLK0_SEL		Mux	• clka • clkb	clka	Selects between the two interme- diate clock lines for clock 0
CLK1_INV		Bool	t/f	f	Optional inverter for clock
CLK1_SEL		Mux	• clka • clkb	clka	Selects between the two intermediate clock lines for clock 1

Table 1 – continued from previous page

Nama	Instance		Values		Deguments
Name	Instance	Туре	values	Default	Documenta-
~			- 12		tion
CLK2_INV		Bool	t/f	f	Optional in-
					verter for clock
					2
CLK2_SEL		Mux		clka	Selects between
			• clka		the two interme-
			• clkb		diate clock lines
					for clock 2
CLKA_SEL		Mux		cin0	Selects between
			• cin0		clock and data
			• din0		for the clka in-
					termediate line
CLKB_SEL		Mux		cin1	Selects between
CERD_SEE		Wax	• cin1		clock and data
			• din1		for the clkb in-
			- unii		termediate line
DET MODE		Maria			
DFT_MODE		Mux	m	on	TODO
			• off		
			• on		
			• dft_pprog		
ENO EN		D 1			E 11 4
EN0_EN		Bool	t/f	t	Enables the en-
					able 0 line (else
					always on)
EN0_NINV		Bool	t/f	t	Optional in-
					verter for enable
					0
EN1_EN		Bool	t/f	t	Enables the en-
					able 1 line (else
					always on)
EN1_NINV		Bool	t/f	t	Optional in-
					verter for enable
					1
EN2_EN		Bool	t/f	t	Enables the en-
					able 2 line (else
					always on)
EN2_NINV		Bool	t/f	t	Optional in-
,					verter for enable
					2
REGSCAN_LATC	CH EN	Bool	t/f	f	TODO
SCLR_DIS		Bool	t/f	f	Disable syn-
2021_210				_	chronous clear
					globally
SCLR_INV		Bool	t/f	f	Optional in-
SCLK_IIV		Door	V1	1	verter for
					synchronous clear
					clear

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
SCLR_SEL		Mux	• din3 • din1	din3	Source selection for synchronous clear
SLOAD_EN		Bool	t/f	t	Enable syn- chronous load globally
SLOAD_INV		Bool	t/f	f	Optional inverter for synchronous load
SLOAD_SEL		Mux	• din2 • din1	din1	Source selection for synchronous load
TTO_DIS		Bool	t/f	f	When disabled, allows carry in/share in from the lab at (x, y+1) cell 9 into local cell 0

Port	In-	Port	Route	In-	Documentation
Name	stance	bits	node type	verter	
A	0-9		GOUT	n	Data input to the lab cell
ACLR		0-1	TCLK	i	Common clock inputs for asynchronous clear of the FFs
В	0-9		GOUT	n	Data input to the lab cell
С	0-9		GOUT	n	Data input to the lab cell
CLKIN		0-1	TCLK	i	Common clock inputs for clocking of the FFs
D	0-9		GOUT	n	Data input to the lab cell
DATAIN		0-3	GOUT	i	Common data inputs for enables, sync clear and load
E0	0-9		GOUT	n	Data input to the lab cell
E1	0-9		GOUT	n	Data input to the lab cell
F0	0-9		GOUT	n	Data input to the lab cell
F1	0-9		GOUT	n	Data input to the lab cell
FFB0	0-9		GIN	i	Output from either the top FF of the bottom hslf of the lab cell
					or the bottomlut to data routing
FFB1	0-9		GIN	i	Output from either the bottom FF of the bottom hslf of the lab
					cell or the bottom lut to data routing
FFB1L	0-9		LD	i	Output from either the bottom FF of the bottom hslf of the lab
					cell or the bottom lut to local dispatch
FFT0	0-9		GIN	i	Output from either the top FF of the top hslf of the lab cell or
					the top lut to data routing
FFT1	0-9		GIN	i	Output from either the bottom FF of the top hslf of the lab cell
					or the top lut to data routing
FFT1L	0-9		LD	i	Output from either the bottom FF of the top hslf of the lab cell
					or the top lut to local dispatch




Fig. 2: One of the 10 cells of the LAB.




Fig. 3: The possible interconnection modes for the top and the bottom halves, used in tmode and bmode.

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

Name	Instance	Type	Values	Default	Documenta- tion
MADDG_VOLTA	G E	Mux	• vecl • vechg	vccl	TODO
MCRG_VOLTAC	Е	Mux	• vechg • vecl	vechg	TODO
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LAT	CH_EN	Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE_	LENGTH	Num	• 500 • 650 • 800 • 950	500	TODO

2.2.3 DSP

The DSP blocks provide a multiply-adder with differents modes. Its large number of inputs and output makes it span two tiles vertically.

The modes are are:

- Three 9x9 multipliers in parallel
- Two 18x19 multipliers in parallel
- Two 18x19 multipliers with the results combined through add or sub
- One 18x18 multiplier added to a 36-bits value
- One 27x27 multiplier

Data input is through 12 blocks of 9 bits, the mapping of their use depending on the mode. Each bit can be individually inverted. Unconnected bits default to 1 and must be inverted to get a 0. We are only able to do 18x18 multipliers, 18x19 configuration is not understood.

The two operands of a multiplier are called X and Y. The Z operand is use in preadder mode and acts on Y. When in two-multiplier mode they are called A and B. Three-multiplier mode is very similar to single with the inputs and outputs packed in the 27-bits inputs/54-bits output registers. Preadder is not officially supported in 3-multiplier mode.

Mapping of data input blocks to multiplier ports is as follows:

Multiplier mode	AX	AY	AZ	BX	BY	BZ
1 or 3, no preadder	7, 6, 0	9, 8, 2				
3, preadder active	7, 6, 0	8, 3, 2	10, 5, 4			
2	1, 0	3, 2	5, 4	7, 6	9, 8	11, 10
18x18+36	1, 0	3, 2	5, 4	9, 8, 7, 6		

Result is in the single 74-bits wide RESULT port, which is split in half in two-18x19-parallel mode with the B result in bits [73:37].

Name	Instance	Туре	Values	Default	Documenta- tion
ACC_INV		Bool	t/f	f	TODO
ACLR0_INV		Bool	t/f	f	Invert aclr 0
ACLR0_SEL		Num	W1	0	Input for aclr 0
TIEERO_SEE		T (dill	• 0		input for ucir o
			• 2		
			_		
ACLR1_INV		Bool	t/f	f	Invert aclr 1
ACLR1_SEL		Num		1	Input for aclr 1
			• 1		
AX_SIGNED		Bool	t/f	f	Is port X of mul-
					tiplier A signed?
AY_SIGNED		Bool	t/f	f	Is port Y of mul-
					tiplier A signed?
BX_SIGNED		Bool	t/f	f	Is port X of mul-
					tiplier B signed?
BY_SIGNED		Bool	t/f	f	Is port Y of mul-
					tiplier B signed?
CAS-		Bool	t/f	f	TODO
CADE_1ST_EN					
CASCADE_EN		Bool	t/f	f	TODO
CHAIN_OUTPU	JT_EN	Bool	t/f	f	TODO
CLK0_INV		Bool	t/f	f	Invert clock 0
CLK0_SEL		Num		0	Input for clock 0
			• 0		
			• 3		
CLK1_INV		Bool	t/f	f	Invert clock 1
CLK1_INV CLK1_SEL		Num	U1	1	Input for clock 1
CLK1_SEL		Nulli	• 1	1	input for clock i
			• 4		
			· •		
CLK2_INV		Bool	t/f	f	Invert clock 2
CLK2_SEL		Num		2	Input for clock 2
		- 1,0,000	• 2		
			• 5		
CLK_AX17_SEI		Num		0	TODO
			• 0-2		
CLK_AYZ17_SI	EL	Num		0	TODO
			• 0-2		
CLK_BX17_SEI	L	Num		0	TODO
			• 0-2		
					atinuos on novt nago

Table 2 – continued from previous page

Name	Name		inued from previous p	-	Decomposite
CLK_BYZ17_SEL	Name Instance	Type	Values	Default	Documenta-
O-2					
CLK_DYN_CTRL_SEL	CLK_BYZ17_SEL	Num		0	TODO
CLK_OPREG_SEL			• 0-2		
CLK_OPREG_SEL					
CLK_OPREG_SEL	CLK_DYN_CTRL_SEL	Num		0	TODO
COEF_INPUT_EN Bool Uff f Use coefficient for multiplier port X DEC_INV DEC_INV DEC_INV Bool Uff f TODO DELAY_CASCADE AY_EN DELAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_TIG_EN Bool Uff f TODO DFT_TIG_EN Bool Uff f TODO DOU- BLE_ACC_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool Uff f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool Uff f Clock 1 always enabled EN- ABLE1_INV Bool Uff f Invert enable on clock 1 EN- ABLE1_INV EN- ABLE1_FORCE Bool Uff f Invert enable on clock 2 always enabled EN- ABLE2_FORCE Bool Uff f Invert enable on clock 2 Invert enable on clock 2 Invert enable on clock 2 Bool DI- REG_ACC_CTRL Mux bypass TODO TODO TODO DVP SPASS TODO			• 0-2		
COEF_INPUT_EN Bool Uff f Use coefficient for multiplier port X TODO DE- LAY_CASCADE AY_EN DE- LAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_TG_EN Bool Uff f TODO DFT_TTG_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE1_FORCE EN- ABLE1_INV Bool Uff DOU Bool Uff f Clock 0 always enabled EN- ABLE1_INV Bool Uff f TODO Uff f Invert enable on clock 1 EN- ABLE1_INV EN- ABLE2_TORCE Bool Uff f Invert enable on clock 2 Invert enable on clock 3 Invert enable on clock 4 Invert enable on clock 4 Invert enable on clock 4 Invert enable on					
COEF_INPUT_EN Bool Uff f Use coefficient for multiplier port X DEC_INV DEC_INV DEC_INV Bool Uff f TODO DELAY_CASCADE AY_EN DELAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_TIG_EN Bool Uff f TODO DFT_TIG_EN Bool Uff f TODO DOU- BLE_ACC_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool Uff f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool Uff f Clock 1 always enabled EN- ABLE1_INV Bool Uff f Invert enable on clock 1 EN- ABLE1_INV EN- ABLE1_FORCE Bool Uff f Invert enable on clock 2 always enabled EN- ABLE2_FORCE Bool Uff f Invert enable on clock 2 Invert enable on clock 2 Invert enable on clock 2 Bool DI- REG_ACC_CTRL Mux bypass TODO TODO TODO DVP SPASS TODO	CLK OPREG SEL	Num		0	TODO
COEF_INPUT_EN Bool t/f f Use coefficient for multiplier port X DEC_INV DEDECTORY Bool Uf F TODO TODO LAY_CASCADE_AY_EN DECTORY DECTOR			• 0-2		
DEC_INV Bool t/f f TODO DE- LAY_CASCADE_AY_EN DE- LAY_CASCADE_BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_ITG_EN Bool t/f f TODO DFT_ITDF_EN Bool t/f f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool t/f f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool t/f f Clock 1 always enabled EN- ABLE1_INV Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • TODO TODO			0 2		
DEC_INV Bool t/f f TODO DE- LAY_CASCADE_AY_EN DE- LAY_CASCADE_BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_ITG_EN Bool t/f f TODO DFT_ITDF_EN Bool t/f f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE0_INV Bool t/f f Clock 0 always enabled EN- ABLE1_FORCE EN- Bool t/f f Clock 1 always enabled EN- ABLE1_INV Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_FORCE EN- Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • TODO TODO	COFE INDITE	Rool	t/f	f	Usa coefficient
DEC_INV	COEF_INFOT_EN	Bool	V1	1	
DEC_INV					_
DE- LAY_CASCADE AY_EN DE- LAY_CASCADE BY_EN DE- LAY_CASCADE BY_EN DFT_CLK_DIS DFT_CLK_DIS DFT_CLK_DIS Bool Uff t TODO DFT_ITG_EN Bool Uff f TODO DFT_ITDF_EN Bool Uff f TODO DFT_TDF_EN Bool Uff f TODO DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE1_FORCE EN- ABLE1_INV Bool EN- ABLE1_INV Bool Uff f Clock 0 always enabled Invert enable on clock 0 clock 1 EN- ABLE1_INV EN- ABLE2_INV Bool Uff f Invert enable on clock 1 Clock 2 always enabled EN- ABLE2_INV DEN- ABLE2_INV DEN- ABLE2_INV Bool Uff f Invert enable on clock 2 IDI- REG_ACC_CTRL Bypass reg TODO DYB TODO DYB TODO TODO	DEG DIV		10		
LAY_CASCADE_AY_EN					
DE- LAY_CASCADE_BY_EN DFT_CLK_DIS DFT_TIG_EN Bool DFT_TOP_EN Bool DFT_TOP_EN Bool DFT_TOP_EN Bool DFT_TOP_EN Bool DOU- BLE_ACC_EN EN- ABLE0_FORCE EN- ABLE1_FORCE EN- ABLE1_INV Bool EN- ABLE2_INV Bool DOU- Bool EN- Bool Bool DOU- Bool EN- Bool Bool DOU- Bool DO		Bool	t/f	f	TODO
LAY_CASCADE_BY_EN					
DFT_CLK_DIS Bool t/f f TODO DFT_ITG_EN Bool t/f f TODO DFT_ITG_EN Bool t/f f TODO DFT_TDF_EN Bool t/f f TODO DOU-	DE-	Bool	t/f	f	TODO
DFT_ITG_EN Bool DFT_TDF_EN Bool DFT_TDF_EN Bool DOU- BLE_ACC_EN Bool EN- ABLE0_INV EN- ABLE1_FORCE Bool EN- ABLE1_INV Bool EN- ABLE1_INV Bool EN- ABLE2_FORCE Bool EN- ABLE2_FORCE Bool EN- ABLE2_INV Bool EN- ABLE2_INV Bool DFT_TDF_EN DFT_TODO TODO	LAY_CASCADE_BY_EN				
DFT_TDF_EN Bool DOU- BLE_ACC_EN Bool EN- ABLE0_FORCE EN- Bool ABLE0_INV Bool EN- Bool E	DFT_CLK_DIS	Bool	t/f	t	TODO
DOU- BLE_ACC_EN Bool Vf F Clock 0 always enabled EN- ABLE0_INV EN- Bool EN- Boo	DFT ITG EN	Bool	t/f	f	TODO
DOU- BLE_ACC_EN Bool Vf F Clock 0 always enabled EN- ABLE0_INV EN- Bool EN- Boo	DFT TDF EN	Bool	t/f	f	TODO
BLE_ACC_EN EN- Bool					
EN- ABLE0_FORCE Bool t/f f Clock 0 always enabled EN- ABLE0_INV EN- Bool t/f f Invert enable on clock 0 EN- ABLE1_FORCE EN- ABLE1_INV Bool t/f f Clock 1 always enabled Invert enable on clock 1 EN- ABLE1_INV Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- ABLE2_INV Bool t/f f Invert enable on clock 1 EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux bypass reg TODO TODO REG_DEC_CTRL Mux bypass TODO		Boor	41	1	1020
ABLEO_FORCE EN- ABLEO_INV Bool EN- Bool EN		Rool	t/f	f	Clock 0 always
EN- ABLE0_INV EN- Bool E		Door	V1	1	
ABLEO_INV EN- ABLE1_FORCE Bool t/f f Clock 1 always enabled EN- ABLE1_INV EN- ABLE2_FORCE Bool t/f f Clock 2 always enabled EN- ABLE2_FORCE EN- ABLE2_INV Bool t/f f Clock 2 always enabled EN- ABLE2_INV F IDI- REG_ACC_CTRL Mux bypass reg TODO		Daa1	L/C	· · ·	
Bool t/f f Clock 1 always enabled EN- ABLE1_INV EN- ABLE2_FORCE Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_FORCE Bool t/f f Clock 2 always enabled EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg Dypass • reg TODO TODO TODO TODO TODO TODO TODO TODO		B001	VI	1	
ABLE1_FORCE EN- ABLE1_INV Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE Bool t/f F Clock 2 always enabled EN- ABLE2_INV Bool t/f f Invert enable on clock 2 Invert enable on clock 2 Invert enable on clock 2 IDI- REG_ACC_CTRL Mux bypass reg TODO IDI- REG_DEC_CTRL Mux bypass reg TODO			10		
EN- ABLE1_INV Bool t/f f Invert enable on clock 1 EN- ABLE2_FORCE EN- ABLE2_INV Bool t/f f Clock 2 always enabled Invert enable on clock 2 Invert enable on clock 2 IDI- REG_ACC_CTRL Mux bypass reg TODO		Bool	t/f	İ	
ABLE1_INV EN- ABLE2_FORCE Bool t/f f Clock 2 always enabled EN- ABLE2_INV Bool ABLE2_INV Mux bypass reg TODO REG_DEC_CTRL Mux bypass reg TODO					
Bool t/f f Clock 2 always enabled EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • rodo bypass • bypass • rodo TODO TODO		Bool	t/f	f	
ABLE2_FORCE EN- ABLE2_INV Bool Mux bypass reg DI- REG_ACC_CTRL Mux bypass reg DI- REG_DEC_CTRL Mux bypass reg DI- REG_PRELOAD_CTRL Mux bypass bypass TODO TODO TODO TODO Spans bypass TODO TODO TODO TODO TODO					
EN- ABLE2_INV Bool t/f f Invert enable on clock 2 IDI- REG_ACC_CTRL Mux • bypass • reg DI- REG_DEC_CTRL Mux • bypass • reg TODO	EN-	Bool	t/f	f	Clock 2 always
ABLE2_INV IDI- REG_ACC_CTRL Mux • bypass • reg DI- REG_DEC_CTRL Mux • bypass • reg DI- REG_DEC_CTRL • bypass • reg DI- REG_PRELOAD_CTRL Mux • bypass • reg Di- Reg_PRELOAD_CTRL • bypass • bypass • bypass • bypass	ABLE2_FORCE				enabled
IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass	EN-	Bool	t/f	f	Invert enable on
IDI- REG_ACC_CTRL Mux • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass	ABLE2_INV				clock 2
REG_ACC_CTRL • bypass • reg IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • rodo • bypass • bypass		Mux		bypass	TODO
IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • bypass • bypass			• bypass		
IDI- REG_DEC_CTRL Mux • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass TODO * bypass					
REG_DEC_CTRL • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass TODO			105		
REG_DEC_CTRL • bypass • reg IDI- REG_PRELOAD_CTRL Mux • bypass • bypass TODO	IDI-	Muv		hypace	TODO
IDI- REG_PRELOAD_CTRL Mux • bypass • bypass • bypass		IVIUX	. h.m.a	bypass	וטטט
IDI- REG_PRELOAD_CTRL Mux • bypass TODO	KEU_DEC_CIKL				
REG_PRELOAD_CTRL • bypass			• reg		
REG_PRELOAD_CTRL • bypass					
		Mux		bypass	TODO
• reg	REG_PRELOAD_CTRL				
			• reg		

Table 2 – continued from previous page

Name	Instance	Туре	Nalues	Default	Documenta-
					tion
IDIREG_SUB		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_AX		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_AY		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_AZ		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_BX		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_BY		Mux	• bypass • reg	bypass	TODO
IN- REG_CTRL_BZ		Mux	• bypass • reg	bypass	TODO
LOAD_VALUE		Ram	00-3f	0	Value to load in the accumulator (1< <n)< td=""></n)<>
MODE		Mux	• m9x9 • m18x19 • m27x27 • m18x19_c		Multiplication configuration
OREG_CTRL		Mux	• bypass • reg	bypass	TODO
PAR- TIAL_RECONFIC	G_EN	Bool	t/f	f	TODO
PREAD- DER_EN		Bool	t/f	f	Preadder activa-

Table 2 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
PREAD-		Bool	t/f	f	Preadder sub-
DER_SUB					straction mode
PRELOAD_INV		Bool	t/f	f	TODO
SUB_INV		Bool	t/f	f	TODO
SYS-		Bool	t/f	f	TODO
TOLIC_REG_EN	N				
COEF_A	0-7	Ram	18 bits	0	Low 18 bits of
					the A multiplier
					coefficients
COEF_B	0-7	Ram	18 bits	0	High 9 bits of A
					or 18 bits of B
					multiplier coef-
					ficients
DATA_INV	0-11	Ram	000-1ff	0	Per-bit inversion
					of DATA_IN.
					Unconnected
					inputs default as
					1 and should be
					inverted to get a
					0.

Port Name	In-	Port bits	Route node	In-	Documentation
	stance		type	verter	
ACCUMU-			GOUT	i	TODO
LATE					
ACLR		2-3	GOUT	i	Asynchronous clear inputs
ACLR		0-1	TCLK	i	Asynchronous clear inputs
CLKIN		3-5	GOUT	i	Clock inputs
CLKIN		0-2	TCLK	i	Clock inputs
DATAIN	0-11	0-8	GOUT	i	The 12 9-bit data input
					blocks
ENABLE		0-2	GOUT	i	Clock enable inputs
LOADCONST			GOUT	i	TODO
NEGATE			GOUT	i	TODO
RESULT		0-73	GIN	i	Final multiplication out-
					put
SUB			GOUT	i	TODO
UNK_IN		30-31, 62-63, 94-95, 126- 127	GOUT	i	TODO

2.2.4 M10K

The M10K blocks provide 10240 (256*40) bits of dual-ported rom or ram.

A_ADDCLR_EN	Name	Instance	Туре	Values	Default	Documenta- tion
A_DATA_FLOW_THRU Bool t/f f TODO	A_ADDCLR_EN		Bool	t/f	f	TODO
A_DMY_PWDWN			Bool	t/f	f	TODO
A_FAST_READ	A_DATA_WIDTI	Ĭ	Num	• 5 • 10 • 20	40	TODO
A_FAST_WRITE	A_DMY_PWDW	N	Ram	0-f	6	TODO
A_OUTCLR_EN	A_FAST_READ		Bool	t/f	f	TODO
A_OUTEN_DELAY Ram 0-7 1 TODO	A_FAST_WRITE		Mux	• fast	off	TODO
A_OUTEN_PUL\$E Ram 0-3 3 TODO A_OUTPUT_SEL Mux • async TODO • async • reg TODO A_SAEN_DELAY Ram 0-7 0 TODO A_SA_WREN_DELAY Ram 0-3 0 TODO A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num • 0-1 0 TODO BOT_1_INCLK_SEL Num • 0-1 0 TODO	A_OUTCLR_EN		Mux	• reg	off	TODO
A_OUTPUT_SEL	A_OUTEN_DEL	AY	Ram	0-7		TODO
A_SAEN_DELAY Ram 0-7 0 TODO			Ram	0-3	3	TODO
A_SA_WREN_DELAY Ram 0-3 0 TODO A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO	A_OUTPUT_SEL		Mux	· ·	async	TODO
A_SA_WREN_DELAY Ram 0-3 0 TODO A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO	A SAEN DELAY	7	Ram	0-7	0	TODO
A_WL_DELAY Ram 0-3 1 TODO A_WR_TIMER_PULSE Ram 00-1f 06 TODO BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO			Ram	0-3	0	TODO
BIST_MODE Bool t/f f TODO BOT_1_ADDCLR_SEL Num 0 TODO BOT_1_CORECLK_SEL Num 0 TODO BOT_1_INCLK_SEL Num 0 TODO BOT_1_OUTCLK_SEL Num 0 TODO	A_WL_DELAY		Ram	0-3	1	TODO
BOT_1_ADDCLR_SEL	A_WR_TIMER_F	PULSE	Ram	00-1f	06	TODO
• 0-1 BOT_1_CORECLK_SEL Num • 0-1 0 TODO	BIST_MODE		Bool	t/f	f	TODO
• 0-1	BOT_1_ADDCLF	R_SEL	Num	• 0-1	0	TODO
BOT_1_OUTCLK_SEL Num 0 TODO	BOT_1_CORECL	K_SEL	Num	• 0-1	0	TODO
	BOT_1_INCLK_S	SEL	Num	• 0-1	0	TODO
	BOT_1_OUTCLK	K_SEL	Num	• 0-1	0	TODO

Table 3 – continued from previous page

BOT_LOUTCLR_SEL	News		inued from previous		Decuments
BOT_IOUTCLE_SEL Num	Name Instance	Туре	Values	Default	Documenta-
BOT_CEO_INV					
BOT_CEO_INV Bool Uf f TODO	BOT_1_OUTCLR_SEL	Num		0	TODO
BOT_CEO_SEL			• 0-1		
BOT_CEO_SEL					
BOT_CEO_SEL	POT CEO INV	Pool.	+/f	f	TODO
BOT_CEI_INV Bool Vf f TODO			V1	1	
BOT_CEI_INV Bool Uf f TODO	BO1_CEU_SEL	Num	0.4	U	1000
BOT_CEI_SEL			• 0-1		
BOT_CEI_SEL					
BOT_CLK_INV	BOT_CE1_INV	Bool	t/f	f	TODO
BOT_CLK_INV	BOT CE1 SEL	Num		0	TODO
BOT_CLK_INV			• 0-1		
BOT_CLK_SEL					
BOT_CLK_SEL	DOT CLIV INIV	D 1	4.10	C	TODO
BOT_CLR_INV Bool Uf f TODO			t/I		
BOT_CLR_INV Bool Uf	BOT_CLK_SEL	Num		0	TODO
Num			• 0-1		
Num					
Num	BOT CLR INV	Rool	t/f	f	TODO
BOT_CORECLK_SEL			U1		I
BOT_CORECLK_SEL Num	BOI_CLR_SEL	Num	0.4	U	1000
BOT_INCLK_SEL			• 0-1		
BOT_INCLK_SEL					
BOT_INCLK_SEL	BOT_CORECLK_SEL	Num		0	TODO
BOT_INCLK_SEL			• 0-2		
BOT_OUTCLK_SEL Num O					
BOT_OUTCLK_SEL Num O	DOT INCLY SEL	Num		0	TODO
BOT_OUTCLK_SEL Num	BOI_INCLK_SEL	Num	0.2	U	1000
BOT_R_INV Bool Uf f TODO			• 0-2		
BOT_R_INV Bool Uf f TODO					
BOT_R_INV Bool Uf f TODO	BOT_OUTCLK_\$EL	Num		0	TODO
BOT_R_INV Bool Uf f TODO			• 0-1		
BOT_R_SEL					
BOT_R_SEL	ROT P INV	Rool	t/f	f	TODO
BOT_W_INV			U1		
BOT_W_INV Bool t/f f TODO BOT_W_SEL Num 0 TODO B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-6 6 TODO B_FAST_READ Bool t/f f TODO	BUI_R_SEL	Num		U	1000
BOT_W_SEL Num • 0-2 0 TODO B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 20 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			• 0-2		
BOT_W_SEL Num • 0-2 0 TODO B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 20 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	BOT_W_INV	Bool	t/f	f	TODO
B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	BOT W SEL	Num		0	TODO
B_ADDCLR_EN Bool t/f f TODO B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 • 40 • 40 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			• 0-2		
B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 20 • 40 • 40 • TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			- 0-2		
B_DATA_FLOW_THRU Bool t/f f TODO B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 20 • 40 • 40 • TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	D ADDOLD EX	D 1			TODO
B_DATA_WIDTH Num 1 TODO • 1-2 • 5 • 10 • 20 • 40 B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			t/f		
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	B_DATA_WIDTH	Num		1	TODO
B_DMY_DELAY Ram 0-3 1 TODO			• 1-2		
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO			• 40		
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_DMY_DELAY Ram 0-3 1 TODO B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO	B DMY DELAY	Ram	0-3	1	TODO
B_DMY_PWDWN Ram 0-f 6 TODO B_FAST_READ Bool t/f f TODO					
B_FAST_READ Bool t/f f TODO					
continues on poyt page	B_FAST_READ	Bool	t/t		

Table 3 – continued from previous page

			from previous pa	<u> </u>	· .
Name Ins	stance T	ype	Values	Default	Documenta-
					tion
B_FAST_WRITE	N	lux		off	TODO
			 off 		
			 fast 		
			slow		
B_OUTCLR_EN	N.	lux		off	TODO
D_0010ER_ER	1		• off		1020
			• reg		
			• lat		
			- lat		
B_OUTEN_DELAY	R	am	0-7	1	TODO
B_OUTEN_PUL\$E		am	0-3	3	TODO
B_OUTPUT_SEL		lux	0.5	async	TODO
D_OOTI OT_SELL	14	lux	• async	async	1000
			•		
			• reg		
B_SAEN_DELAY	P	am	0-7	0	TODO
B_SA_WREN_DELA		am	0-7	0	TODO
			0-3	1	TODO
B_WL_DELAY		am			
B_WR_TIMER_PULS		am	00-1f	06	TODO
DIS-	B	ool	t/f	t	TODO
ABLE_UNUSED					
ITG_LFSR		ool	t/f	f	TODO
PACK_MODE	В	ool	t/f	f	TODO
PR_EN	В	ool	t/f	f	TODO
TDF_ATPG	В	ool	t/f	f	TODO
TEST_MODE_OFF	В	ool	t/f	t	TODO
TOP_ADDCLR_\$EL		lum		0	TODO
101_11220211_022			• 0-1		1020
			0 1		
TOP_CE0_INV	В	ool	t/f	f	TODO
TOP_CE0_SEL		lum		0	TODO
TOT_CEO_SEE	1	dili	• 0-1		TODO
			0 1		
TOP_CE1_INV	В	ool	t/f	f	TODO
TOP_CE1_SEL		lum		0	TODO
101_021_022			• 0-1		1020
			0 1		
TOP_CLK_INV	R	ool	t/f	f	TODO
TOP_CLK_SEL		lum	WI	0	TODO
TOT_CLK_SEL	1	uiii	• 0-1		1000
			- 0-1		
TOP_CLR_INV	R	ool	t/f	f	TODO
TOP_CLR_SEL		lum	w ±	0	TODO
TOI_CLK_SEL	1	uiii	• 0-1		1000
			- U-1		
TOD CODECLY CE		r			TODO
TOP_CORECLK_SEI	_ N	lum	0.5	0	TODO
			• 0-2		
				continu	

Table 3 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
TOP_INCLK_SE	EL	Num	• 0-2	0	TODO
TOP_OUTCLK_	SEL	Num	• 0-1	0	TODO
TOP_OUTCLR_	SEL.	Num	• 0-1	0	TODO
TOP_R_INV		Bool	t/f	f	TODO
TOP_R_SEL		Num	• 0-2	0	TODO
TOP_W_INV		Bool	t/f	f	TODO
TOP_W_SEL		Num	• 0-2	0	TODO
TRUE_DUAL_P	ORT .	Bool	t/f	f	TODO
RAM	0-255	Ram	40 bits	0	TODO

Port Name	In-	Port	Route r	node	In-	Documentation
	stance	bits	type		verter	
ACLR		0-1	GOUT		i	Asynchronous clear
ADDRA		0-11	GOUT		i	Address for port A
ADDRB		0-11	GOUT		i	Address for port B
ADDRSTALLA			GOUT		i	Lock address on port A
ADDRSTALLB			GOUT		i	Lock address on port B
BYTEEN-		0-1	GOUT		i	Write enables for the two halves of port
ABLEA						A
BYTEEN-		0-1	GOUT		i	Write enables for the two halves of port
ABLEB						В
CLKIN		6-7	GOUT		i	Clock inputs, only 0-1 and 6-7 used
CLKIN		0-5	TCLK		i	Clock inputs, only 0-1 and 6-7 used
DATAAIN		0-19	GOUT		i	Input data for port A
DATAAOUT		0-19	GIN		i	Output data for port A
DATABIN		0-19	GOUT		i	Input data for port B
DATABOUT		0-19	GIN		i	Output data for port A
ENABLE		0-3	GOUT		i	Clock enables
RDEN		0-1	GOUT		i	Read enables
WREN		0-1	GOUT		i	Write enables

2.3 Peripheral logic blocks

2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

Name	Instance	Туре	Values	Default	Documenta- tion
IOCSR_STD	0-3	Mux	nvr_highnvr_lowvrdis		TODO
OUT- PUT DUTY CY	0-3 CLE_DELAY_FAL	Bool L	t/f	f	TODO
OUT-	0-3 CLE_DELAY_PS	Num	• 0 • 50 • 100 • 150	0	TODO
OUT- PUT DUTY CY	0-3 CLE_DELAY_RIS	Bool E	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW_RATE_SI	LOM3	Bool	t/f	f	TODO
TERMINA- TION_CONTRO	0-3	Mux	• regio • rupdn	regio	TODO
TERMINA- TION_CONTRO	0-3 L SHIFT	Bool	t/f	f	TODO
TERMINA- TION_MODE	0-3	Mux	• pds • rs_static	pds	TODO
			rt_pds_dyn rt_rs_dynar rt_static		
USE_BUS_HOL	D 0-3	Bool	t/f	f	TODO
USE_OPEN_DR.		Bool	t/f	f	TODO
USE_PCI_DIOD		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f		TODO
DRIVE_STRENG	GT 0H 3	Mux	 off prog_gnd prog_pwr lvds_1r lvds_3r v3p0_pci_p 	cix	TODO
			v3p0_lvttl_ v3p0_lvttl_		
			v3p0_lvttl_		
2.3. Peripheral l	ogic blocks		v3p0_lvttl_ • v3p3_lvttl_		23
			v3n0_lvcm		

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ACLR	0-3		GOUT	p	TODO
BSLIPMAX	0-3		GIN	i	TODO
CEIN	0-3		GOUT	p	TODO
CEOUT	0-3		GOUT	p	TODO
CLKIN	0-3	0-1	DCMUX	p	TODO
CLKOUT	0-3	0-1	DCMUX	p	TODO
DATAIN	0-3	0-4	GIN	i	TODO
DATAOUT	0-3	0-3	GOUT	p	TODO
OEIN	0-3	0-1	GOUT	p	TODO
SCLR	0-3		GOUT	p	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
	0-3		<	DQS16	TODO
ACLR	0-3		<	HMC:PHYDDIOADDRACLR	TODO
ACLR	0-2		<	HMC:PHYDDIOBAACLR	TODO
ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
ACLR	2		<	HMC:PHYDDIOWENACLR	TODO
BUFFER_IN	1, 3		<	CTRL:SPIDATAOUT	TODO
BUFFER_IN	0		<	CTRL:SPIDCLK	TODO
BUFFER_IN	1		<	CTRL:SPISCE	TODO
BUFFER_OUT	1, 3		>	CTRL:SPIDATAIN	TODO
COMBOUT	0		>	CMUXCR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXCR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXHG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXHG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXHR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXHR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXVG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXVG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXVR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXVR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	FPLL:CLKIN	Raising-edge or differential clock pin to pll
COMBOUT	2		>	FPLL:DB_IN0	TODO
COMBOUT	1		>	HSSI:DATAIN	TODO
COMBOUT	1, 3		>	HSSI:REFCLKIN	TODO
COMBOUT	2-3		>	TERM:RZQIN	TODO
DATAIN	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO
DATAOUT	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAOUT	0-3	0-2	<	HMC:PHYDDIOBADOUT	TODO
DATAOUT	0-3	2	<	HMC:PHYDDIOCASNDOUT	TODO
DATAOUT	0-3	0	<	HMC:PHYDDIOCKDOUT	TODO
DATAOUT	0-3	2-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAOUT	0-3	1	<	HMC:PHYDDIOCKNDOUT	TODO

Table 4 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
DATAOUT	0-3	0-1	<	HMC:PHYDDIOCSNDOUT	TODO
DATAOUT	0-3	2	<	HMC:PHYDDIODMDOUT	TODO
DATAOUT	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAOUT	0-3	1	<	HMC:PHYDDIODQSBDOUT	TODO
DATAOUT	0-3	0	<	HMC:PHYDDIODQSDOUT	TODO
DATAOUT	0-3	2-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAOUT	0-3	3	<	HMC:PHYDDIORASNDOUT	TODO
DATAOUT	0-3	2	<	HMC:PHYDDIORESETNDOUT	TODO
DATAOUT	0-3	2	<	HMC:PHYDDIOWENDOUT	TODO
DATAOUT	0	1	<	HSSI:DATAOUT	TODO
OEIN	0-1	0-3	<	HMC:PHYDDIODQOE	TODO
OEIN	0-1	1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0-1	0	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	2-3		<	FPLL:EXTCLK	TODO

2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

Name	Instance	Туре	Values	Default	Documenta-
					tion
ADDR_DQS_DE	LAY_CHAIN_LEN	CRTatth	0-3	0	TODO
DE-		Mux		dll1in	TODO
LAY_CHAIN_CO	NTROL_INPUT		• dll1in		
			• dll2in		
			• core_in		
			• sel_0		
DE-		Bool	t/f	f	TODO
	TCHES_BYPASS				
	OVRD_REG_EN	Bool	t/f	f	TODO
	OVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID	ГН	Num		8	TODO
			• 0		
			• 8		
			• 16		
			• 32		
`	HAIN_PWDOWN_		t/f	t	TODO
`	HAIN_PWDOWN_		t/f	f	TODO
~	HAIN_RB_ADDI_I		t/f	f	TODO
DQS_DELAY_CI		Ram	0-3	3	TODO
DQS_DELAY_CI	HAIN_TWO_DLY_	E B lool	t/f	t	TODO

Table 5 – continued from previous page

Name				from previous pa	•	
DQS_ENABLE_SEL	Name	Instance	Type	Values	Default	Documenta-
Combi_pst Pst Pst						tion
PST_DQS_CLK_INV_PHASE_INV	DQS_ENABLE_\$	EL	Mux		combi_pst	TODO
PST_DQS_CLK_INV_PHASE_INV				•	_	
PST_DQS_CLK_INV_PHASE_INV				combi pst		
Post_Phase_transfer_neg_ended				-		
PST_DQS_CLK_INV_PHASE_SEL Mux						
DQS_PHASE_TRANSFER_NEG_ENBool Uf				_		
DQS_POSTAMBLE_NEJ_SEL				pst_cna		
DQS_POSTAMBLE_NEJ_SEL	DOC DILACE TO	ANCEED NEC E	ATD = =1	*1C	£	TODO
DQS_POSTAMBLE_NEJ_SEL						
PST_DQS_CLK_INV_PHASE_INV		_		t/f		
DQS_PWR_SVG_EN	DQS_POSTAMBL	LE_NEJ_SEL	Mux		cff	TODO
DQS_PWR_SVG_EN						
HR_CLK_PST_INV				• ip_sc		
HR_CLK_PST_INV						
HR_CLK_PST_INV	DQS_PWR_SVG	EN	Bool	t/f	t	TODO
HR_CLK_PST_SEL						
PST_DQS_CLK_INV_PHASE_INV Bool \(\begin{array}{cccccccccccccccccccccccccccccccccccc						
Seq_hr_clk	IIIC_CLIX_I 51_5L	J.J.	IVIUA	•	ocq_m_cik	1000
Seq_hr_clk				das allrout		
PST_DQS_CLK_INV_PHASE_INV Bool Uf f TODO				uqs_cikout		
PST_DQS_CLK_INV_PHASE_INV Bool Uf f TODO				• , ,,		
PST_DQS_CLK_INV_PHASE_SEL Mux • cff • ip_sc TODO PST_DQS_DELAY_CHAIN_LENGTIRam 0-3 0 TODO PST_USE_PHASECTRLIN Bool Uf f TODO RBT_BYPASS_VAL Ram 0-1 0 TODO RBT_NEJ_OCT_HALFT_EN Bool Uf f TODO RB_2X_CLK_DQS_EN Bool Uf f TODO RB_2X_CLK_DQS_INV Bool Uf f TODO RB_2X_CLK_OCT_EN Bool Uf f TODO RB_2X_CLK_OCT_INV Bool Uf f TODO RB_ACLR_LFIFO_EN Bool Uf f TODO RB_ACLR_PST_EN Bool Uf f TODO RB_BPP_OCT_SEL Mux • combi • reg_2x • by- • reg_2x • by- pass_val TODO RB_CLK_AC_INV Bool Uf t TODO RB_CLK_DQ_EN Bool Uf t TODO <tr< td=""><td></td><td></td><td></td><td>seq_hr_clk</td><td></td><td></td></tr<>				seq_hr_clk		
PST_DQS_CLK_INV_PHASE_SEL Mux • cff • ip_sc TODO PST_DQS_DELAY_CHAIN_LENGTIRam 0-3 0 TODO PST_USE_PHASECTRLIN Bool Uf f TODO RBT_BYPASS_VAL Ram 0-1 0 TODO RBT_NEJ_OCT_HALFT_EN Bool Uf f TODO RB_2X_CLK_DQS_EN Bool Uf f TODO RB_2X_CLK_DQS_INV Bool Uf f TODO RB_2X_CLK_OCT_EN Bool Uf f TODO RB_2X_CLK_OCT_INV Bool Uf f TODO RB_ACLR_LFIFO_EN Bool Uf f TODO RB_ACLR_PST_EN Bool Uf f TODO RB_BPP_OCT_SEL Mux • combi • reg_2x • by- • reg_2x • by- pass_val TODO RB_CLK_AC_INV Bool Uf t TODO RB_CLK_DQ_EN Bool Uf t TODO <tr< td=""><td></td><td></td><td></td><td></td><td></td><td></td></tr<>						
PST_DQS_DELAY_CHAIN_LENGTRam				t/f		
PST_DQS_DELAY_CHAIN_LENGT Ram	PST_DQS_CLK_I	NV_PHASE_SEL	Mux		cff	TODO
PST_DQS_DELAY_CHAIN_LENGT#Ram 0-3 0 TODO PST_USE_PHASECTRLIN Bool t/f f TODO RBT_BYPASS_VAL Ram 0-1 0 TODO RBT_NEJ_OCT_HALFT_EN Bool t/f f TODO RB_2X_CLK_DQS_EN Bool t/f f TODO RB_2X_CLK_DQS_INV Bool t/f f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg_2x • by- • reg_2x • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO				• cff		
PST_USE_PHASECTRLIN Bool t/f f TODO RBT_BYPASS_VAL Ram 0-1 0 TODO RBT_NEJ_OCT_HALFT_EN Bool t/f f TODO RB_2X_CLK_DQS_EN Bool t/f f TODO RB_2X_CLK_DQS_INV Bool t/f f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO				• ip_sc		
PST_USE_PHASECTRLIN Bool t/f f TODO RBT_BYPASS_VAL Ram 0-1 0 TODO RBT_NEJ_OCT_HALFT_EN Bool t/f f TODO RB_2X_CLK_DQS_EN Bool t/f f TODO RB_2X_CLK_DQS_INV Bool t/f f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO				_		
PST_USE_PHASECTRLIN Bool t/f f TODO RBT_BYPASS_VAL Ram 0-1 0 TODO RBT_NEJ_OCT_HALFT_EN Bool t/f f TODO RB_2X_CLK_DQS_EN Bool t/f f TODO RB_2X_CLK_DQS_INV Bool t/f f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO	PST DOS DELA	Y CHAIN LENGT	T IR am	0-3	0	TODO
RBT_BYPASS_VAL Ram O-1 O TODO						
RBT_NEJ_OCT_HALFT_EN Bool t/f f TODO RB_2X_CLK_DQS_EN Bool t/f f TODO RB_2X_CLK_DQS_INV Bool t/f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO TODO TODO						
RB_2X_CLK_DQS_EN Bool t/f f TODO RB_2X_CLK_DQS_INV Bool t/f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- • reg_2x • by- pass_val TODO RB_CLK_AC_EN Bool t/f t TODO RB_CLK_AC_INV Bool t/f t TODO TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO						
RB_2X_CLK_DQS_INV Bool t/f TODO RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO						
RB_2X_CLK_OCT_EN Bool t/f f TODO RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by-pass_val • by-pass_val RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO					1	
RB_2X_CLK_OCT_INV Bool t/f f TODO RB_ACLR_LFIFO_EN Bool t/f TODO RB_ACLR_PST_EN Bool t/f f TODO RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- • by- pass_val TODO RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO						
RB_ACLR_LFIFO_EN RB_ACLR_PST_EN Bool RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- pass_val RB_CLK_AC_EN Bool RB_CLK_AC_INV Bool RB_CLK_DQ_EN Bool RB_CLK_HR_EN Bool t/f f TODO TODO TODO TODO TODO TODO TODO TODO		_				
RB_ACLR_PST_EN RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- pass_val RB_CLK_AC_EN Bool RB_CLK_AC_INV Bool RB_CLK_DQ_EN Bool RB_CLK_HR_EN Bool t/f f TODO	RB_2X_CLK_OC	T_INV	Bool	t/f	f	TODO
RB_BYP_OCT_SEL Mux • combi • reg • reg_2x • by- pass_val RB_CLK_AC_EN RB_CLK_AC_INV Bool RB_CLK_DQ_EN RB_CLK_HR_EN Bool t/f f TODO	RB_ACLR_LFIFC)_EN	Bool	t/f		TODO
RB_CLK_AC_EN RB_CLK_AC_INV Bool RB_CLK_DQ_EN RB_CLK_HR_EN Bool t/f f TODO TODO TODO TODO TODO TODO TODO TODO	RB_ACLR_PST_E	EN	Bool	t/f	f	TODO
RB_CLK_AC_EN RB_CLK_AC_INV Bool RB_CLK_DQ_EN RB_CLK_HR_EN Bool t/f f TODO TODO TODO TODO TODO TODO TODO TODO					bypass val	
RB_CLK_AC_EN Bool RB_CLK_AC_INV Bool RB_CLK_DQ_EN Bool RB_CLK_HR_EN Bool t/f f TODO TODO TODO TODO TODO				• combi	71 —	
RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO						
RB_CLK_AC_EN Bool RB_CLK_AC_INV Bool RB_CLK_DQ_EN Bool RB_CLK_HR_EN Bool t/f f TODO TODO TODO TODO TODO						
RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO						
RB_CLK_AC_EN Bool t/f f TODO RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO				•		
RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO				pass_vai		
RB_CLK_AC_INV Bool t/f t TODO RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO	DR CIV AC EN		Rool	t/f	f	TODO
RB_CLK_DQ_EN Bool t/f f TODO RB_CLK_HR_EN Bool t/f f TODO						
RB_CLK_HR_EN Bool t/f f TODO						
RB_CLK_OP_EN Bool t/f f TODO						
	RB_CLK_OP_EN		Bool	t/f	f	TODO

Table 5 – continued from previous page

				Descripto
Name Instance	Туре	Values	Default	Documenta-
				tion
RB_CLK_OP_SEL	Mux		clk0	TODO
		• clk0		
		 delay_clk 		
		_		
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
		VI		
RB_FR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		•		
		seq_hr_clk		
RB_HR_BYPASS_CFF_EN	Bool	t/f	t	TODO
RB_HR_BYPASS_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		1p_sc		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV		t/f	f	TODO
	Bool	V1	_	
RB_HR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		•		
		seq_hr_clk		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f		TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux	00 11	cff	TODO
KD_III_OAIINO_SEL_IFEN	IVIUA	A off	CII	1000
		• cff		
		• ip_sc		
DD WILL INICATING COV.	<u></u>	00.16		TODO
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T7_DQS_SEL_DQS_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		P_50		
RB T7 SEL IREG CFF DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO

Table 5 – continued from previous page

Name Instance	Type	Values	Default	Documenta- tion
RB_T9_SEL_OCT_IPEN	Mux	• cff • ip_sc	cff	TODO
RB_VFIFO_EN	Bool	t/f	f	TODO
RDFT_ITG_XOR_EN	Bool	t/f	f	TODO
RX- CLK_01_SEL	Ram	0-1	0	TODO
RX- CLK_45_SEL	Ram	0-1	0	TODO
RX- CLK_89_SEL	Ram	0-1	0	TODO
RX- CLK_CD_SEL	Ram	0-1	0	TODO
TX- CLK_23_SEL	Ram	0-1	0	TODO
TX- CLK_67_SEL	Ram	0-1	0	TODO
TX- CLK_AB_SEL	Ram	0-1	0	TODO
TX- CLK_EF_SEL	Ram	0-1	0	TODO
UP- DATE_ENABLE_INPUT	Mux	• sel1 • sel2 • core • sel0	sel1	TODO
BITSLIP_CFG 0-15	Num	• 1-11	1	TODO
CE_OEREG_TIEO#H_5EN	Bool	t/f	f	TODO
CE_OUTREG_TIEOFF_EN	Bool	t/f	f	TODO
DDIO_OE_EN 0-15	Bool	t/f	f	TODO
DQS_CLK_SEL 0-15	Mux	clkout0dq_clkdqs_clkaddr_clk	clkout0	TODO

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
FIFO_MODE_SE	L0-15	Mux		fifo_hr_mode	TODO
			fifo_hr_mo	de	
			fifo_fr_mod	le.	
			• bit-		
			slip_mode		
			des_bs_inp	ut	
			des_io_inp	ut	
			• ser_output		
FIFO_RCLK_IPE	ND 15	Mux	_ 1	cff	TODO
FIFU_KCLK_IFE	310-13	Mux	• cff	CII	TODO
			• ip_sc		
FIFO_RCLK_SE	L 0-15	Mux		vcc	TODO
			clkin1dqs_clk		
			seq_hr_clk		
			• vcc		
IN-	0-15	Bool	t/f	f	TODO
PUT_PATH_CE_		7.6			mor o
IN- PUT_REG0_SEL	0-15	Mux	•	sel_bypass	TODO
			sel_bypass		
			sel_group_	fifo0	
			• sel_cdatam	xin0	
			•		
			sel_cdatam	XIN3	
IN- PUT_REG1_SEL	0-15	Mux		sel_bypass	TODO
TOT_KEOT_SEL			sel_bypass		
			sel_group_	 fifo1	
			•		
			sel_cdatam		
			sel_cdatam	xin6	

Table 5 – continued from previous page

Name a			Trom previous pa	•	Daniman
Name	Instance	Туре	Values	Default	Documenta-
					tion
IN-	0-15	Mux		sel_bypass	TODO
PUT_REG2_SEL			•	_ ••	
			sel_bypass		
			sei_by puss		
			1	C C - 2	
			sel_group_i	1162	
			•		
			sel_cdatam	xin2	
			•		
			sel_cdatam	xin7	
IN-	0-15	Mux		sel_bypass	TODO
		IVIUX		sei_bypass	1000
PUT_REG3_SEL	,		•		
			sel_bypass		
			•		
			sel_group_i	fifo3	
			•		
			sel_cdatam	vin3	
			SCI_CGataini		
			1 1 .		
			sel_cdatam	xın8	
IN-	0-15	Mux		sel_bypass	TODO
PUT_REG4_SEL			•		
			sel_bypass		
			sei_by puss		
				J	
			sel_locked_	ара	
			•		
			sel_cdatam	xin4	
			•		
			sel_cdatam	xin9	
			_		
IN-	0-15	Ram	0-1	0	TODO
		Ixaiii	0-1		1000
REG_POWER_U		D 1	. 10	6	TODO
IN-	0-15	Bool	t/f	f	TODO
REG_SCLR_EN					
IN-	0-15	Ram	0-1	0	TODO
REG_SCLR_VAI					
IOREG_PWR_SV		Bool	t/f	t	TODO
IP_SC_OR_FIFO		Mux	U I	cff	TODO
Ir_SC_OK_FIFO	_well)	IVIUX	C.	CII	1000
			• cff		
			• ip_sc		
IR_FIFO_RCLK_	IN9415	Bool	t/f	f	TODO
IR FIFO TCLK		Bool	t/f	f	TODO
OEREG_ACLR_	T		t/f	f	
		Bool			TODO
OEREG_CLK_IN		Bool	t/f	f	TODO
OEREG_HR_CL	K <u>0</u> E N 5	Bool	t/f	f	TODO
L	•	•	•		uce on poyt page

Table 5 – continued from previous page

		nued from previous p		
Name Instance	Type	Values	Default	Documenta- tion
OEREG_OUTPUT <u>O</u> S ES L	Mux		sel_oe0	TODO
_ _		• sel_oe0	_	
		• sel_1x		
		• 501_174		
		sel_1x_de	lav	
		• sel_2x	iay	
		SCI_ZX		
OEREG_POWER_0\P\5STATE	Ram	0-1	0	TODO
OEREG_SCLR_DEREG	Ram	0-1	0	TODO
OEREG_SCLR_EN0-15	Bool	t/f	f	TODO
OE_2X_CLK_EN 0-15	Bool	t/f	f	TODO
OE_2X_CLK_INV0-15	Bool	t/f	f	TODO
OE_HALF_RATE_ (BYP ASS	Bool	t/f	t	TODO
OE_HALF_RATE_OPI5N	Mux		cff	TODO
		• cff		
		• ip_sc		
		P_50		
OUT- 0-15	Mux		sdr	TODO
REG_MODE_SEL	IVIUA	• sdr	Jul	1000
KEG_WODE_SEE		• ddr		
		- dui		
OUT- 0-15	Mux		sel_iodout0	TODO
REG_OUTPUT_\$EL	IVIUX		SCI_IOGOUIO	TODO
REG_OUTFUT_SEL		sel_iodout	÷0	
			.0	
		• sel_sdr		
		• , , ,	1	
		sel_sdr_de	elay	
		• sel_2xff		
OUT- 0-15	Ram	0-1	0	TODO
REG_POWER_UP_STATE	Kam	0 1		TODO
OUT- 0-15	Bool	t/f	f	TODO
REG_SCLR_EN	Bool	U I	1	1000
OUT- 0-15	Ram	0-1	0	TODO
REG_SCLR_VAI	Kuiii			1000
RBE_HRATE_CLIO_SEL	Mux		clkout1	TODO
RDL_IIRATL_CLIV_WEL	IVIUA	• clkout1	CIKOULI	1000
		• hr_clk		
		- III_CIK		
RBOE_LVL_FR_CO-K5EN	Bool	t/f	f	TODO
RBOE LVL FR COASINV	Bool	t/f	f	TODO
RB_FIFO_WCLK_EN5	Bool	t/f	f	TODO
RB_FIFO_WCLK_ 0N	Bool	t/f	f	TODO
RB FIFO WCLK 6Hb	Mux	41	clkin0	TODO
III O_WCLIK_OHD	WIUA	• clkin0	CIKIIIO	1000
		• dqs_bus		
		- uqs_ous		
RB_IREG_T1T1_BXPASS_EN	Bool	t/f	f	TODO
RB_OEO_INV 0-15	Bool	t/f	t	TODO
KD_OEO_III V U-13	DUUI	V1		TODO

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
RB_T1_SEL_IRE	CO_CFF_DELAY	Ram	00-1f	0	TODO
RB_T1_SEL_IRE	G-IEEN	Mux	• cff • ip_sc	cff	TODO
RB_T9_SEL_ER	E 0-13 FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ER	E 0-19 EN	Mux	• cff • ip_sc	cff	TODO
	EG-115FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OR	EU-IIVEN	Mux	• cff • ip_sc	cff	TODO
SET_T3_FOR_C	NIO&IFAC	Ram	0-7	0	TODO
SET_T3_FOR_C	NI 1 & FAC	Ram	0-7	0	TODO
TX-	0-15	Mux		txout	TODO
OUT_FCLK_SEI			• txout • fclk		
USE_CLR_INRE	G <u>0</u> HN	Bool	t/f	f	TODO
USE_CLR_OUTI	REGI <u>S</u> EN	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ACLR_FIFOCTRL			GOUT	p	TODO
ACLR_PSTAMBLE			GOUT	p	TODO
CLK			DCMUX	p	TODO
CLKOUT		0-1	DCMUX	p	TODO
CORE_DELAY_CTRL		0-6	GOUT	p	TODO
CORE_DQS_UPDATE_ENA			GOUT	p	TODO
DIN			GOUT	p	TODO
DOUT			GIN	i	TODO
DQS_SAMPLE			GIN	i	TODO
EN		0-16	GOUT	p	TODO
FIFO_CORE_RESET			GOUT	p	TODO
INCR_VFIFO		0-1	GOUT	p	TODO
OCT		0-1	GOUT	p	TODO
POSTAMBLE		0-1	GOUT	p	TODO
QVALID			GIN	i	TODO
RDATA_EN		0-1	GOUT	p	TODO
RDATA_VALID			GIN	i	TODO
RD_LATENCY		0-4	GOUT	p	TODO
UPDATE			GOUT	p	TODO

Port Name	In-	Port	Dir	Remote port	Documenta-
	stance	bits			tion
	0-15		>	GPIO	TODO
ACLR_FIFOCTRL			<	HMC:PHYDDIODQSLOGICACLRFIFOCT	RIFODO
ACLR_PSTAMBLE			<	HMC:PHYDDIODQSLOGICACLRPSTAM	BIHODO
DELAY_CTRL_IN	1-2	0-6	<	DLL:DELAY_CTRL_OUT	TODO
DQS_2X_CLK_X			<	LVL:LDC_CLKOUT	TODO
DQS_CLK_X		0-3	<	LVL:LDC_CLKOUT	TODO
DQS_UPDATE_ENA	1-2		<	DLL:DQS_UPDATE	TODO
DQ_CLK_X			<	LVL:LDC_CLKOUT	TODO
FIFO_CORE_RESE	Γ		<	HMC:PHYDDIODQSLOGICFIFORESET	TODO
INCR_VFIFO		0-1	<	HMC:PHYDDIODQSLOGICINCWRPTR	TODO
NOCT		0-1	<	HMC:PHYDDIODQSLOGICOCT	TODO
NPOSTAMBLE		0-1	<	HMC:PHYDDIODQSLOGICDQSENA	TODO
RDATA_EN		0-1	<	HMC:PHYDDIODQSLOGICINCRDATAEN	TODO
RDATA_VALID			>	HMC:DDIOPHYDQSLOGICRDATAVALID	TODO
RD_LATENCY		0-4	<	HMC:PHYDDIODQSLOGICREADLATEN	C Y ODO
SEQ_HR_CLK_X			<	LVL:LDC_CLKOUT	TODO

2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO
C1_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C2_COUT_EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3_COUT_EN		Bool	t/f	f	TODO
C3_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6_COUT_EN		Bool	t/f	f	TODO
C7_COUT_EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO
CLK_LOSS_SW_EN		Bool	t/f	f	TODO
CLK_SW_DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP_COMP		Bool	t/f	f	TODO
CP_CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO

Table 6 – continued from previous page

Table 6 – cont	<u> </u>				
Name	Instance	Туре	Values	Default	Documentation
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV_VCOPH_DIV		Ram	0-3	0	TODO
DPRIO0_BASE_ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_SCANEN_INVERT		Bool	t/f	f	TODO
DSM_DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM_RESET		Bool	t/f	f	TODO
ECN_BYPASS		Bool	t/f	f	TODO
ECN_TEST_EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-1	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL_ENABLE		Bool	t/f	f	TODO
FRACTIONAL_CARRY_OUT		Ram	0-3	3	TODO
FRACTIONAL_DIVISION_SETTING		Ram	32 bits	0	TODO
FRACTIONAL_VALUE_READY		Bool	t/f	t	TODO
LF_TESTEN		Bool	t/f	f	TODO
LOCK_FILTER_CFG_SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M_CNT_FINE_DELAY		Ram	0-3	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_IN_SRC		Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M_CNT_PH_MUX_PRESET_SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-3	0	TODO
N_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	-	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f		TODO
PL AUX ATB EN1		Bool	t/f		TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f		TODO
	1	2001	w 1	continu	les on next page

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PL_AUX_ATB_MODE	mistarice	Ram	00-1f	0	TODO
PL AUX BG KICKSTART		Bool	t/f	0	TODO
PL_AUX_BG_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	1	TODO
PM AUX CAL CLK TEST SEL		Bool	t/f	f	TODO
PM_AUX_CAL_CER_TEST_SEE PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
PM_AUX_IQCLK_CAL_CLK_SEL		Ram	0-7	0	TODO
PM_AUX_IQCLK_CAL_CLK_SEL PM_AUX_RX_IMP		Ram	0-7	0	TODO
PM_AUX_TERM_CAL			t/f	f	TODO
		Bool	00-1f	0	
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram			TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN PM_AUX_TEST_COUNTER		Bool	t/f t/f	f	TODO TODO
		Bool			
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO_PH2_EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN		Bool	t/f	f	TODO
VCO_PH7_EN		Bool	t/f	f	TODO
VCTRL_TEST_VOLTAGE		Ram	0-7	3	TODO
EXTCLK_CNT_SRC	0-1	Ram	00-1f	1c	TODO
	1				ies on nevt nage

Table 6 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-3	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ATPGMODE0			GOUT	p	TODO
CLKEN		0-1	GOUT	p	TODO
CLKSEL0			GIN	i	TODO
CLK_BAD0	0-1		GIN	i	TODO
CNT_SEL0		0-4	GOUT	p	TODO
CORECLK0			PMUX	?	TODO
DPRIO0_BYTE_EN		0-1	GOUT	p	TODO
DPRIO0_CLK			DCMUX	p	TODO
DPRIO0_CLK			GOUT	p	TODO
DPRIO0_MDIO_DIS			GOUT	p	TODO
DPRIO0_READ			GOUT	p	TODO
DPRIO0_READDATA		0-15	GIN	i	TODO
DPRIO0_REG_ADDR		0-5	GOUT	p	TODO
DPRIO0_RST_N			GOUT	p	TODO
DPRIO0_SER_SHIFT_LOAD			GOUT	p	TODO
DPRIO0_WRITE			GOUT	p	TODO
DPRIO0_WRITEDATA		0-15	GOUT	p	TODO
EXTSWITCH0			GOUT	p	TODO
FBCLK_IN_L0			DCMUX	p	TODO
FBCLK_IN_R0			DCMUX	p	TODO
FFPLL_CSR_TEST0			GOUT	p	TODO
LOCK0			GIN	i	TODO
NRESET0			GOUT	p	TODO
PFDEN0			GOUT	p	TODO
PHASE_DONE0			GIN	i	TODO
PHASE_EN0			GOUT	p	TODO
SCANEN0			GOUT	p	TODO
UP_DN0			GOUT	p	TODO

	In- stance	Port bits	Dir	Remote port	Documentation
CLKIN		0-3	<	GPIO:COMBOUT	Raising-edge or differential
					clock pin to pll
DB_IN0			<	GPIO:COMBOUT	TODO
DPACLK0_I		0	>	HSSI:PMA_FFPLL_CLK	TODO
DPACLK0_I		4	>	HSSI:PMA_FFPLL_CLKB	TODO
EXTCLK		0-1	>	GPIO:PLLDIN	TODO
FBCLK_FPLL0			<	HSSI:PMA_FBCLK_FFPLL	TODO
FBCLK_IN_L0			>	CMUXHG:CLKFBOUT	TODO
FBLVDS_IN0			<	CBUF:FBCLKIN	TODO
FBLVDS_OUT0			>	CBUF:FBCLKOUT	TODO
FPLL0_REF_IQCL	K		>	HSSI:PMA_FFPLL_REF_IQCLK	TODO
IQTXRX-			<	HSSI:PMA_IQTXRXCLK_FFPL	LTODO
CLK_FPLL0					
LOADEN0		0-1	>	CBUF:LVDS_LOADEN0	TODO
LVDS_CLK0		0-1	>	CBUF:LVDS_CLK0	TODO
PLLCOUT		0-8	>	CMUXCR:PLLIN	TODO
PLLCOUT		0-8	>	CMUXHG:PLLIN	TODO
PLLCOUT		0-8	>	CMUXHR:PLLIN	TODO
PLLCOUT		5-8	>	CMUXVG:PLLIN	TODO
PLLCOUT		0-8	>	CMUXVR:PLLIN	TODO
PLLDOUT0			>	DLL:CLOCK	TODO
PLLMOUT0			>	CMUXCR:PLLMIN	TODO
PLLMOUT0			>	CMUXHG:PLLMIN	TODO
PLLMOUT0			>	CMUXVG:PLLMIN	TODO
PLL CAS OUT1			>	FPLL:PLL CAS IN0	TODO
REF-			<	HSSI:PMA_REF_IQCLK_OUT	TODO
CLK_FPLL0					
REF_IQCLK_FPLL	.0		<	HSSI:PMA_REF_IQCLK_OUT_	MICOXXXD
RX_IQCLK_FPLL(<	HSSI:PMA RX IQCLK OUT N	

2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLOCK_OUT		0-3	>	LVL:FFPLL_CLK	TODO
FBCLKIN			>	FPLL:FBLVDS_IN0	TODO
FBCLKOUT			<	FPLL:FBLVDS_OUT0	TODO
LVDS_CLK0		0-1	<	FPLL:LVDS_CLK0	TODO
LVDS_CLKA		0-3	>	LVL:FFPLL_CLK	TODO
LVDS_CLKB		0-3	>	LVL:FFPLL_CLK	TODO
LVDS_LOADEN0		0-1	<	FPLL:LOADEN0	TODO

2.3.5 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documenta- tion
CLKPIN_INPUT	_SELECT_0	Mux	• pin0 • pin2	pin0	Raising-edge clock input selector for mux input 0
CLKPIN_INPUT		Mux	• pin1 • pin3	pin1	Raising-edge clock input selector for mux input 1
EN- ABLE_REGISTE	0-5 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE		Num	• 0-1	1	Value of the enable ff outputs at reset time
IN- PUT_SELECT	0-5	Ram	0-f	f	Clock mux main input selector
NCLKPIN_INPU	T <u>o</u> SELECT_0	Mux	• npin0 • npin2	npin0	Falling-edge clock input selector for mux input 4
NCLKPIN_INPU		Mux	• npin1 • npin3	npin1	Falling-edge clock input selector for mux input 5
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vec • pll_ment0	vec	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	T_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-5		RCLK	?	Clock mux clock grid driver
ENABLE	0-5		GOUT	p	Clock enable

Port Name	In-	Port	Dir	Remote port	Documentation
	stance	bits			
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock
					mux
IQCLK		0-3	<	HSSI:PMA_REF_IQCLK_OUT	TODO
IQCLK		6-9	<	HSSI:PMA_RX_IQCLK_OUT	
IQTXRX-		0-3	<	HSSI:PMA_IQTXRXCLK_PLI	TODO
CLK					
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock
					mux
PLLIN		0-17	<	FPLL:PLLCOUT	TODO
PLLMIN		0-1	<	FPLL:PLLMOUT0	TODO

2.3.6 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each. The mux provides selection between positive and negative clock pins, pll counter outputs, HPS clocks and HSSI clocks (TODO). There's also four DCMUX inputs bringing clocks from the clock or the data network. The enable management circuit allows to sync on the inverted output clock through one or two FFs. The burst block is undocumented, but probably keeps enable up for a specific number of clocks upon recieving an input enable edge. There's a system to switch dynamically between 4 clock sources (TODO). There's also a possible selection between feedback signals to send to PLLs.

The circuit is present in 4 instances, each driving a different GCLK betwork. The connections between the CLKIN (DCMUX) inputs and the selection mux depends on the instance:

Inst CLKIN	0	1	2	3
0	27	33		
1	27	33		
2			27	33
3			27	33

Name	Instance	Туре	Values	Default	Documenta-
					tion
BURST_COUNT	0-3	Ram	0-7	0	Optional fixed
					burst count
BURST_COUNT	_ 073 RL	Mux		static	Selection of the
			• static		burst count be-
			core_ctrl		tween fixed and
					coming from the
					routing network
BURST_EN	0-3	Bool	t/f	f	Whether to use
					the burst system
CLKPIN_INPUT	SELECT_0	Mux		pina	Raising-edge
			• pina		clock input
			• pinb		selector for mux
					input 0
CLKPIN_INPUT	SELECT_1	Mux		pina	Raising-edge
			• pina		clock input
			• pinb		selector for mux
					input 1

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
CLKPIN_INPUT	SELECT_2	Mux	• pina	pina	tion Raising-edge clock input
			• pinb		selector for mux input 2
CLKPIN_INPUT_	SELECT_3	Mux	• pina • pinb	pina	Raising-edge clock input selector for mux input 3
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
EN-	0-3	Mux		vcc	Enable line
ABLE_REGISTE		Trus.	• enout	100	buffering mode
			reg1_enout reg2_enout vcc		
EN- ABLE_REGISTE	0-3 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
IN- PUT_SELECT	0-3	Ram	00-3f	23	Clock mux main input selector
NCLKPIN_INPU	Γ <u>0</u> SELECT_0	Mux	• npina • npinb	npina	Falling-edge clock input selector for mux input 4
NCLKPIN_INPU	Γ <u>O</u> SELECT_1	Mux	• npina • npinb	npina	Falling-edge clock input selector for mux input 5
NCLKPIN_INPU	Γ <u>O</u> SELECT_2	Mux	• npina • npinb	npina	Falling-edge clock input selector for mux input 6
NCLKPIN_INPU	Γ <u>O</u> SELECT_3	Mux	• npina • npinb	npina	Falling-edge clock input selector for mux input 7
OR- PHAN_PLL_INPO	0-3 UT_SELECT_0	Mux	• or- phan_pll0 • or- phan_pll3	orphan_pll0	Select between two pll outputs before the main mux input 24
		1	1		les on next page

Table 7 – continued from previous page

Maria			Trom previous pa	•	D
Name	Instance	Type	Values	Default	Documenta- tion
OR- PHAN_PLL_INP	0-3 UT_SELECT_1	Mux	• or- phan_pll1 • or-	orphan_pll1	Select between two pll outputs before the main mux input 25
OR- PHAN_PLL_INP TEST- SYN_ENOUT_SI	0-3	Mux	• or- phan_pll2 • or- phan_pll5	orphan_pll2	Select between two pll outputs before the main mux input 26 (unused in practice, inputs not connected) TODO
		D. I	• pre_synenb		TODO
DY- NAMIC_CLK_SI	LECT	Bool	t/f	f	TODO
FEED- BACK_DRIVER_	_SELECT_0	Mux	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	in0_vcc	TODO
FEED- BACK_DRIVER_	SELECT_1	Mux	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	in0_vcc	TODO
OR- PHAN_PLL_FEE	DBACK_OUT_SE	Ram LECT_0	0-1	0	TODO
	DBACK_OUT_SE	Ram LECT_1	0-1	0	TODO
PLL_FEEDBACK	CENABLE_0	Mux	• vcc • pll_ment0	vcc	TODO

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
PLL_FEEDBACK	_ENABLE_1	Mux		vcc	TODO
			• vcc		
			pll_mcnt0		
PLL_FEEDBACK	_OUT_SELECT_0	Ram	0-1	0	TODO
PLL_FEEDBACK	_OUT_SELECT_1	Ram	0-1	0	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BURSTCNT		0-2	GOUT	p	Burst block counter value
CLKFBOUT		0-1	GCLKFB	?	TODO
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-3		GCLK	?	Clock mux clock grid driver
ENABLE	0-3		GOUT	p	Clock enable
SWITCHCLK	0-3		GIN	i	Dynamically selected clock output
SWITCHIN	0-3	0-1	GOUT	p	Dynamic clock selection input
SYN_EN	0-3		GIN	i	TODO

Port Name	In- stance	Port bits	Dir	Remote port	Documentation	
CLKF-		2-3	>	FPLL:FBCLK_IN_L0	TODO	
BOUT						
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock	
					mux	
IQCLK		0-3	<	HSSI:PMA_REF_IQCLK_OUT TODO		
IQCLK		6-9	<	HSSI:PMA_RX_IQCLK_OUT	TODO	
IQTXRX-		0-3	<	HSSI:PMA_IQTXRXCLK_PL	DTODO	
CLK						
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock	
					mux	
PLLIN		0-17, 19-	<	FPLL:PLLCOUT	TODO	
		20				
PLLIN		0-3	<	HPS_CLOCKS:S2F_CLK_R	TODO	
PLLMIN		0-1	<	FPLL:PLLMOUT0	TODO	




Fig. 4: Global horizontal cmux..

2.3.7 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documenta- tion
BURST_COUNT	0-3	Ram	0-7	0	Optional fixed burst count
BURST_COUNT	_OTRL	Mux	static core_ctrl	static	Selection of the burst count be- tween fixed and coming from the routing network
BURST_EN	0-3	Bool	t/f	f	Whether to use the burst system
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
EN- ABLE_REGISTE	0-3 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE		Num	• 0-1	1	Value of the enable ff outputs at reset time
IN- PUT_SELECT	0-3	Ram	00-1f	1b	Clock mux main input selector
TEST- SYN_ENOUT_SE	0-3 ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DY- NAMIC_CLK_SE	ELECT	Bool	t/f	f	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_2	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	_ENABLE_3	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BURSTCNT		0-2	GOUT	p	TODO
CLKFBOUT		0-2	GCLKFB	?	TODO
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-3		GCLK	?	Clock mux clock grid driver
ENABLE	0-3		GOUT	p	Clock enable
SWITCHCLK	0-3		GIN	i	TODO
SWITCHIN	0-3	0-1	GOUT	p	Dynamic clock selection input
SYN_EN	0-3		GIN	i	TODO

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-11	<	FPLL:PLLCOUT	TODO
PLLIN		4-7	<	HPS_CLOCKS:S2F_CLK_T	TODO
PLLMIN		0, 2-3	<	FPLL:PLLMOUT0	TODO

2.3.8 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

	T	_			
Name	Instance	Type	Values	Default	Documenta-
					tion
CLKPIN_INPUT	SELECT	Mux		pina	TODO
			• pina		
			• pinb		
EN-	0-11	Mux		vcc	Enable line
ABLE_REGISTE	R MODE		• enout		buffering mode
			•		8
			reg1_enout		
			•		
			reg2_enout		
			• vcc		
EN-	0-11	Num		1	Value of the en-
ABLE_REGISTE	-	1 (dill	• 0-1	1	able ff outputs at
ADLE_REGISTE	IK_I OWEK_UI				reset time
TNI	0.11	D	00.16	1.2	
IN-	0-11	Ram	00-1f	13	Clock mux main
PUT_SELECT					input selector
NCLKPIN_INPU	T <u>O</u> SELECT	Mux	• nnine	npina	TODO
			• npina		
			• npinb		
BOT_PRE_INPU		Ram	00-1f	1f	TODO
BOT_PRE_INPU	T_SELECT_1	Ram	00-1f	1f	TODO
BOT_PRE_INPU	T_SELECT_2	Ram	00-1f	1f	TODO
BOT_PRE_INPU		Ram	00-1f	1f	TODO
FEED-		Mux		vcc	TODO
BACK_DRIVER	SELECT 0	1,14,1	• vcc	, 55	1020
Drien_Draver	JEEEE I_0		• or-		
			phan_pll_n	ento0	
			• or-		
			phan_pll_n	ento1	
			• or-		
			phan_pll_n	nento2	
			r		
FEED-		Mux		vcc	TODO
BACK_DRIVER	SELECT 1	IVIUX	• vcc	VCC	TODO
DACK_DRIVER	SELECT_1		• or-		
			phan_pll_n	ento0	
			• or-		
			phan_pll_n	iento1	
			• or-		
			phan_pll_n	ento?	
			hiran_hir_ii	101102	
DIT EEEDDACI	ENADLE	Mux		NO.	TODO
PLL_FEEDBACI	_ENABLE_U	Mux	• vcc	vcc	TODO
			• pll_mcnt0		
PLL_FEEDBACH	ENABLE 1	Mux		vcc	TODO
			• vcc	-==	
			• pll_mcnt0		
PRE_INPUT_SE	LECT_0	Ram	00-1f	1f	TODO
PRE_INPUT_SE	LECT_1	Ram	00-1f	1f	TODO
PRE_INPUT_SE		Ram	00-1f	1f	TODO
PRE_INPUT_SE		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
		Ram	00-11 00-1f	1f	TODO
2.3. Peripheral TOP_PRE_INPU	pgić biocks		00-11 00-1f	1f	4/
		Ram			TODO
TOP_PRE_INPU	I_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKFBIN		0-3	DCMUX	p	TODO
CLKFBOUT		0-1	RCLKFB	?	TODO
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-11		RCLK	?	Clock mux clock grid driver
ENABLE	0-11		GOUT	p	Clock enable

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock
					mux
IQCLK		0-3	<	HSSI:PMA_REF_IQCLK_OUT	TODO
IQCLK		6-9	<	HSSI:PMA_RX_IQCLK_OUT	TODO
IQTXRX-		0-3	<	HSSI:PMA_IQTXRXCLK_PLI	TODO
CLK					
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock
					mux
PLLIN		0-25	<	FPLL:PLLCOUT	TODO
PLLIN		0-6, 20-	<	HPS_CLOCKS:S2F_CLK_R	TODO
		21			

2.3.9 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documenta- tion
EN- ABLE_REGISTE	0-19 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE	0-19 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
IN- PUT_SELECT	0-19	Ram	0-f	b	Clock mux main input selector
PLL_FEEDBACK	CENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKIN		0-3	DCMUX	p	Routing grid clock inputs
CLKOUT	0-19		RCLK	?	Clock mux clock grid driver
ENABLE	0-19		GOUT	p	Clock enable

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-24	<	FPLL:PLLCOUT	TODO
PLLIN		9-17	<	HPS_CLOCKS:S2F_CLK_T	TODO

2.3.10 CMUXP

The CMUXP drive two PCLK each.

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKIN	0-1		DCMUX	i	Routing grid clock input
CLKOUT	0-1	0-1	PCLK	i	Clock mux clock grid driver

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKIN	0		<	HSSI:PMA_C_PCLK	TODO
CLKIN	0		<	HSSI:SMRT_PACK_PLD_8G_RX_CLK_OUT	TODO
CLKIN	0		<	HSSI:SMRT_PACK_PLD_8G_TX_CLK_OUT	TODO

2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ATBCOMPOUT			GIN	i	TODO
CAPTNUPDT_RU			GOUT	p	TODO
CLKDRUSER			GIN	i	TODO
CLK_OUT			GIN	i	Internal oscillator clock output
CLK_OUT1			GIN	i	Internal oscillator clock 1 output
CLOCK_CHIPID			DCMUX	p	TODO
CLOCK_CRC			DCMUX	p	TODO
CLOCK_OPREG			DCMUX	p	TODO
CLOCK_PR			DCMUX	p	TODO
CLOCK_RU			DCMUX	p	TODO
CLOCK_SPI			DCMUX	p	TODO
CONFIG			GOUT	p	TODO
CORECTL_JTAG			GOUT	p	TODO
CORECTL_PR			GOUT	p	TODO
CRCERROR			GIN	i	TODO
DATA		0-15	GOUT	p	TODO
DATAIN		0-3	GIN	i	TODO
DATAOE		0-3	GOUT	p	TODO
DATAOUT		0-3	GOUT	p	TODO
DFT_IN		0-5	GOUT	p	TODO
DFT_OUT		0-24	GIN	i	TODO
DONE			GIN	i	TODO

Table 8 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
END_OF_ED_FULLCHIP			GIN	i	TODO
EXTERNALREQUEST			GIN	i	TODO
NCE_OUT			GIN	i	TODO
NTDOPINENA			GOUT	p	TODO
OERROR			GIN	i	TODO
OSC_ENA			GOUT	p	Internal oscillator enable
OUTPUT_ENABLE			GOUT	p	TODO
PRREQUEST			GOUT	p	TODO
READY			GIN	i	TODO
REGIN			GOUT	p	TODO
REG_OUT_CHIPID			GIN	i	TODO
REG_OUT_CRC			GIN	i	TODO
REG_OUT_OPREG			GIN	i	TODO
REG_OUT_RU			GIN	i	TODO
RSTTIMER			GOUT	p	TODO
RUNIDLEUSER			GIN	i	TODO
SCE_IN			GOUT	p	TODO
SHIFTNLD_CHIPID			GOUT	p	TODO
SHIFTNLD_CRC			GOUT	p	TODO
SHIFTNLD_OPREG			GOUT	p	TODO
SHIFTNLD_RU			GOUT	p	TODO
SHIFTUSER			GIN	i	TODO
TCKCORE			DCMUX	p	TODO
TCKUTAP			GIN	i	TODO
TDICORE			GOUT	p	TODO
TDIUTAP			GIN	i	TODO
TDOCORE			GIN	i	TODO
TDOUTAP			GOUT	p	TODO
TMSCORE			GOUT	p	TODO
TMSUTAP			GIN	i	TODO
UPDATEUSER			GIN	i	TODO
USR1USER			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ATBOUT	0-1		<	HSSI:PMAAUX_L0_ATBOUTBIDIROUT	TODO
SPIDATAIN		0-3	<	GPIO:BUFFER_OUT	TODO
SPIDATAOUT		0-3	>	GPIO:BUFFER_IN	TODO
SPIDCLK			>	GPIO:BUFFER_IN	TODO
SPISCE			>	GPIO:BUFFER_IN	TODO

2.3.12 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA.

Name	Instance	Туре	Values	Default	Documenta- tion
PCS8G_AGGRE	GATE_DSKW_CO	VTARQAL	• write • read	write	TODO
PCS8G_AGGRE	GATE_DSKW_SM	OMNERATION .	• xaui_sm • srio_sm	xaui_sm	TODO
PCS8G_AGGRE	GATE_PCS_DW_B	OMDANG	• disable	disable	TODO
PCS8G_AGGRE	GATE_POWERDO	WBIOdEN	t/f	f	TODO
	GATE_REFCLK_D	_	t/f	f	TODO
	GATE_XAUI_SM	Mux		xaui_legacy_sm	TODO
			• xaui_legacy • xaui_sm • disable		
COM_PCS_PLD	T – –	Bool	t/f	f	TODO
	I₿ <u>-</u> HRDRSTCTRI		t/f	f	TODO
	IB-2HRDRSTCTRI		t/f	f	TODO
COM_PCS_PLD	I 0 -2TESTBUF_SE	L Mux	• pcs8g • pma_if	pcs8g	TODO
COM_PCS_PLD	_IB-1JSRMODE_SI	EIMRST	usermode last_frz	usermode	TODO
COM_PCS_PLD	PIJ-D_SIDE_RES_	SPACION	• pld • b_hip	pld	TODO
COM_PCS_PLD	PO-D_SIDE_RES_	SPACLIX	• pld • b_hip	pld	TODO
COM_PCS_PLD	PIJ-D_SIDE_RES_	SIMOLIKO	• pld • b_hip	pld	TODO
COM_PCS_PLD	PIĿD_SIDE_RES_	SPACIA	• pld • b_hip	pld	TODO

Table 9 – continued from previous page

Nome					Degumente
Name	Instance	Туре	Values	Default	Documenta-
					tion
COM_PCS_PLI	D_P 0LD _SIDE_RES_	_SPACi2x		pld	TODO
			• pld		
			• b_hip		
COM PCS PLI	D_POLD_SIDE_RES_	SPACEX		pld	TODO
	T	-	• pld		
			• b_hip		
COM DCS DIT	D_ROLD_SIDE_RES	CDGA		pld	TODO
COM_I CS_I LI		S INCOR	a mld	piu	ТОДО
			• pld		
			• b_hip		
COM_PCS_PLI	D_ROLD_SIDE_RES_	_SPACI5x		pld	TODO
			• pld		
			• b_hip		
			— F		
COM PCS PLI	D_POL-D_SIDE_RES_	SIM16x		pld	TODO
CONI_1 CO_1 LI		Dive	• pld	Pia	1000
			• b_hip		
COM_PCS_PLI	D_POLD_SIDE_RES_	_SPACi7x		pld	TODO
			• pld		
			• b_hip		
COM PCS PLI	D_POL-D_SIDE_RES_	SPMG8x		pld	TODO
		-	• pld	F	
			• b_hip		
			o_mp		
COM DOG DI	D MAD CIDE DEC	CDCO		.1.1	TODO
COM_PCS_PLI	D_POLD_SIDE_RES_	2 HWUX		pld	TODO
			• pld		
			• b_hip		
COM_PCS_PLI	D_SOFEEDATA_SRO	Mux		pld	TODO
			• pld		
			• b_hip		
			F		
COM PCS PM	A_IF2AUTO_SPEE	D Brown	t/f	f	TODO
	A_IF2BLOCK_SEL		t/f	f	TODO
			U1	1	
COM_PCS_PM	A_IF2FORCE_FRE	QTMENTX	, m	off	TODO
			• off		
			• force0		
			• force1		
COM_PCS_PM	A_IF2G3PCS	Bool	t/f	f	TODO
COM PCS PM	A IF2PMA_IF_DF	IBN ol	t/f	f	TODO
	A_IF2PMA_IF_DF		0-1	0	TODO
			1 3 1		1020

Table 9 – continued from previous page

		ble 9 – continued		•	
Name	Instance	Type	Values	Default	Documenta-
					tion
COM_PCS_PMA	_ IF 2PM_GEN1_2_	CIMTEX		cnt_32k	TODO
			• cnt_32k		
			• cnt_64k		
COM_PCS_PMA	_ IF 2PPMSEL	Mux		default	TODO
			 default 		
			• ppm_100		
			• ppm_125		
			•		
			ppm_62_5		
			• ppm_200		
			• ppm_300		
			• ppm_250		
			• ppm_500		
			•		
			ppm_1000		
			•		
			ppm_other		
COM PCS PMA	IF2PPM CNT RS	STB001	t/f	f	TODO
	EPPM_EARLY		t/f	f	TODO
	_IF2PPM_POST_E		4.1	200	TODO
			• 200	200	1020
			• 400		
			.00		
PCS8G_BASE_A		Ram	000-7ff		TODO
PCS8G_DEFAUL	T <u>0</u> £2ROADCAST_I	ENB ool	t/f	f	TODO
PCS8G_DIGI_RX	<u> </u>	CRam	000-fff	0	TODO
PCS8G_DIGI_RX	(_ %B 10B_DECODI	E R Mux		off	TODO
			 off 		
			• sgx		
			• ibm		
PCS8G_DIGI_RX	₹_®B 10B_DECODI	ERMONUTPUT_SEL		data_8b10b	TODO
			•		
			data_8b10b		
			•		
			data_xaui_s	m	
DCCCC DICI DA	LOACC_BLOCK_S	EMuy		sama	TODO
r Cood_DIGI_R/	Y WEIC DLUCK S	L)WIUX	• cama	same	טעטיי
			sameother		
			• ouler		
PCS8G_DIGI_RX	(_OADITO_ERROR_	RBB&IACE_EN	t/f	f	TODO
	 CALUTO_SPEED_1		40 bits	0	TODO
	CBDS_DEC_CLO		t/f	f	TODO
	CB2ST_CLOCK_C		t/f	f	TODO
	C_0B12ST_CLR_FLA		t/f	f	TODO
	_			·	les on next nage

Table 9 – continued from previous page

	rable 9 - continu	led from previous pa	ige	
Name Instance	Type	Values	Default	Documenta-
				tion
PCS8G_DIGI_RX_0B2ST_VER	Mux		disable	TODO
		• disable		
		• incremen-		
		tal		
		• cjpat		
		• crpat		
		Cipat		
PCS8G_DIGI_RX_0B2T_REVE	DCAI DALI	t/f	f	TODO
PCS8G_DIGI_RX_BYTEORD	_		f	TODO
PCS8G_DIGI_RX_BYTE_DES		O_EINI	disable	TODO
FCS6G_DIGI_KX_G64 TE_DE	SERIALIZAR	• disable	disable	ТОДО
		• disable		
		• bds_by_2		
		•		
		bds_by_2_	det	
PCS8G_DIGI_RX_BYTE_OR		23 bits	0	TODO
PCS8G_DIGI_RX_@DR_CTR		30 bits	0	TODO
PCS8G_DIGI_RX_@FIFO_RS		t/f	f	TODO
PCS8G_DIGI_RX_@2D_PATT		00-ff	0	TODO
PCS8G_DIGI_RX_@LK1	Mux		clk1	TODO
		• clk1		
		• tx_pma		
		• agg		
		•		
		agg_top_oi	bottom	
PCS8G_DIGI_RX_@2K2	Mux		rcvd_clk	TODO
		 rcvd_clk 	_	
		• tx_pma		
		• ref-		
		clk_dig2		
PCS8G DIGI RX ©LK FREI	E RUNIRNING EN	t/f	f	TODO
PCS8G_DIGI_RX_DESKEW	Mux		disable	TODO
		• disable		
		• xaui		
		• srio_v2p1		
		- 5110_v2p1		
PCS8G_DIGI_RX_DESKEW_	PROG IRANI DONI V	EN t/f	f	TODO
PCS8G_DIGI_RX_DESKEW_			f	TODO
PCS8G_DIGI_RX_DESKEW_			f	TODO
PCS8G_DIGI_RX_DW_PC_W			f	TODO
PCS8G_DIGI_RX_(DXV_FC_W			f	TODO
PCS8G_DIGI_RX_ODW_RM_V			f	TODO
				TODO
PCS8G_DIGI_RX_0DW_WA_C			f	
PCS8G_DIGI_RX_0E1DLE_CL		t/f	f	TODO
PCS8G_DIGI_RX_ŒZDLE_EIG		t/f	f	TODO
PCS8G_DIGI_RX_ŒDLE_EN		t/f	f	TODO
PCS8G_DIGI_RX_ŒDLE_EN	TRY_SBodIN	t/f	f	TODO

Table 9 – continued from previous page

			i iroiii previous pa	<u> </u>	1 _
Name	Instance	Type	Values	Default	Documenta- tion
PCS8G DIGI RX	(JERR_FLAGS_SI	IMux		flags_8b10b	TODO
			•		
			flags_8b10b		
				,	
			• flags_wa		
	₹_01% VALID_CODI		N t/f	f	TODO
PCS8G_DIGI_RX	(PA)D_EDB_ERR	O M _iRxEPLACE		edb	TODO
			• edb		
			• pad		
			•		
			edb_dynam	ic	
			cub_uyilalii		
Page Piai Pi	Z (DAD ALLEL LO	ODD HOLL EN	. 10	C	TODO
	C_OP-ARALLEL_LO		t/f	f	TODO
	L_0P-0 FIFO_RST_PI		t/f	f	TODO
PCS8G_DIGI_RX	CPCS_BYPASS_E	NBool	t/f	f	TODO
PCS8G_DIGI_RX	CPCS_URST_EN	Bool	t/f	f	TODO
	X_OP-C_RDCLK_GA		t/f	f	TODO
	(PPIASE_COMPE		, -	normal_latency	TODO
T CD0G_DIGI_IQ	Lu Entol_com l		• nor-	normar_natency	TODO
			mal_latency		
			•		
			pid_ctrl_nor	rmal_latency	
			•		
			low_latency	,	
			•		
			pid_ctrl_lov	v latency	
			• regis-	v_latency	
			_		
			ter_fifo		
PCS8G_DIGI_RX		Bool	t/f	f	TODO
PCS8G_DIGI_RX	L_0P-1 ZANE_BONDI	N B ootomp_EN	t/f	f	TODO
PCS8G_DIGI_RX	LOP-DANE_BONDI	N B oMASTER	t/f	f	TODO
PCS8G_DIGI_RX		Num		8	TODO
		- 1,0,222	• 8		
			• 10		
			• 16		
			• 20		
	_0P:0 LARITY_IN\	_	t/f	f	TODO
PCS8G_DIGI_RX	_0P-0 >LINV_8B10B	_B66]_EN	t/f	f	TODO
	K_OPRBS_CLOCK_		t/f	f	TODO
	CPRBS_CLR_FLA	_	t/f	f	TODO
I COOC_DIGI_R/	LE BUS_CLR_ITE	A TANK	U I	1	1000

Table 9 – continued from previous page

Nama			I from previous pa		Dooumanta
Name	Instance	Туре	Values	Default	Documenta-
DOGGO DIGI ST	(ADDO VED			1. 1.1	tion
PCS8G_DIGI_RX	C_PRBS_VER	Mux		disable	TODO
			• disable		
			•		
			prbs_7_dw_	_8_10	
			•		
			prbs_23_dv	v_hf_sw	
			•		
			prbs_7_sw_	hf_dw_lf_sw	
			•		
			prbs_lf_dw	_mf_sw	
			•		
			prbs_23_sw	mf dw	
			• prbs_15		
			• prbs_31		
			r		
PCS8G DIGI RY	CORATHER MATO	:HRam	68 bits	0	TODO
PCS8G_DIGI_RX		Mux	30 0165	rcvd clk	TODO
1 COOC_DIGI_IO	LUCE ID_CLIX	1,107	• rcvd_clk	10 vu_cik	1000
			• tx_pma		
			tx_pilia		
DCCCC DICL DX	Z (D) D) CI IZ	M			TODO
PCS8G_DIGI_RX	CLKD_CLK	Mux	11	rx_clk	TODO
			• rx_clk		
			• pld		
DCC0C DICL DX	A WARECLIN CELL	ND1	1/f	£	TODO
	COREFCLK_SEL_E		t/f t/f	f	
	CRE_BO_ON_WA			f	TODO
	CRUNLENGTH_C		00-7f	0	TODO
	C_0\$-7\delta_DESKEW_\			f	TODO
	C_0\$-78V_PC_WRCLK		t/f	f	TODO
	⟨_%₩ _RM_RDCLI		t/f	f	TODO
	C_\$\vec{\mathbb{W}}_RM_WRCL		t/f	f	TODO
	₹_®Y MBOL_SWAF	I 	t/f	f	TODO
PCS8G_DIGI_RX	COFEST_BUS_SEL	Mux		prbs_bist	TODO
			prbs_bist		
			• tx		
			•		
			tx_ctrl_plan	le	
			• wa		
			• deskew		
			• rm		
			• rx_ctrl		
			• pcie_ctrl		
			pere_eur		
			my atal salas		
			rx_ctrl_plar	IC	
			• agg		
DCCOC DICI DA	COMITO MACIZI	CND and	+/f	£	TODO
PCS8G_DIGI_R	(_0 V2 \LID_MASK_)	ETIN 001	t/f	f	TODO

Table 9 – continued from previous page

Name	Instance	bie 9 – continued Type	Values	Default	Documenta-
Ivanic	Instance	Турс	values	Delauit	tion
PCS8G_DIGI_RX	(MA) ROUNDAR	Y MIGCK		auto_align_pld_ct	
T C50G_DIGI_RA	ONZY_DOONDAN	I INDICACIN	•	auto_angn_piu_ct	111000
			auto_align_	nld ctrl	
			• sync_sm	pid_cui	
			• de-		
			terminis-		
			tic_latency		
			• bit_slip		
			on_snp		
PCS8G_DIGI_RX_	OA2A_CLK_SLIP_	SRAGING	000-3ff	0	TODO
PCS8G_DIGI_RX_	OW2A_CLOCK_GA	ATBNG_EN	t/f	f	TODO
PCS8G_DIGI_RX_			CUS	delayed	TODO
			 delayed 	•	
			• immedi-		
			ate		
PCS8G_DIGI_RX_	OA2A_DISP_ERR_	FBAG_EN	t/f	f	TODO
PCS8G_DIGI_RX_	0A2A_KCHAR_EN	l Bool	t/f	f	TODO
PCS8G_DIGI_RX_		Ram	43 bits	0	TODO
PCS8G_DIGI_RX_	OW2A_PLD_CONT	RMALLED		level_sensitive	TODO
			•		
			level_sensit	ive	
			•		
			pid_ctrl_sw		
			• ris-		
			ing_edge_se	ensitive	
PCS8G_DIGI_RX_	ONDA SVNC SM	CDA	38 bits	0	TODO
PCS8G_DIGI_RX		Mux	30 oits	rx_clk2	TODO
T C50G_DIGI_RA	OMAC_CLIK	WIUX	• rx clk2	TA_CIK2	TODO
			• tx-		
			fifo_rd_clk		
			mo_ra_cik		
PCS8G_DIGI_TX	®-B210B DISP CT	`R W ux		off	TODO
			• off		
			• on_ib		
			• on		
PCS8G_DIGI_TX_	®-110B_ENCODE	ERMux		off	TODO
			• off		
			• ibm		
			• sgx		

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Ivanic	mistarice	Турс	Values	Delauit	tion
DCCQC DIGI TV	(%-13 :10B ENCODE	DMANDUT		xaui sm	TODO
rcsog_Didi_17	C_0-1210B_ENCODE	EKVILIXFU I	• xaui sm	Xaui_Siii	1000
			• nor-		
			mal_data_p	n t la	
			mai_data_p	aui	
			gige_idle_c	onversion	
			gige_idie_c	Oliversion	
PCSSG DIGI TX	COACC_BLOCK_S	FMuy		same	TODO
1 C36G_DIGI_17	C_MOC_DLOCK_S	Liviux	• same	Same	TODO
			• other		
			· other		
PCS8G_DIGI_TX	C_B_PST_CLOCK_C	ABGolen	t/f	f	TODO
PCS8G_DIGI_TX		Mux		disable	TODO
	_ _		 disable 		
			• incremen-		
			tal		
			 cjpat 		
			• crpat		
			•		
PCS8G_DIGI_TX	(_BETSLIP_EN	Bool	t/f	f	TODO
PCS8G_DIGI_TX	_0Β2Γ_REVERSAL	_ B \ <i>b</i> \oldot	t/f	f	TODO
PCS8G_DIGI_TX	_ (BS_CLOCK_GA	ΓΙΒ <u>ο</u> ΙδΝ	t/f	f	TODO
PCS8G_DIGI_TX	_®¥ PASS_PIPELI	NBEO-BAEG_EN	t/f	f	TODO
PCS8G_DIGI_TX	_ ®Ƴ TE_SERIALIZ	ZIERO <u>o</u> EN	t/f	f	TODO
	_ © €_DISPARITY	_HENVol	t/f	f	TODO
	_@D_PATTERN	Ram	000-1ff	0	TODO
	_®Y NAMIC_CLO		t/f	f	TODO
	_ JF12 FORD_CLOCI		t/f	f	TODO
	_ F-12 FOWR_CLOC		t/f	f	TODO
	_ JFØ RCE_ECHAR		t/f	f	TODO
	_ JFØ RCE_KCHAR		t/f	f	TODO
PCS8G_DIGI_TX	_@2_FREQUENC	Y <u>M</u> GGALING		off	TODO
			 off 		
			• on		
PCS8G_DIGI_TX	_	Bool	t/f	f	TODO
	(_ P 2FIFO_URST_)		t/f	f	TODO
PCS8G_DIGI_TX	_P2 S_BYPASS_E	NBool	t/f	f	TODO

Table 9 – continued from previous page

NI			riforn previous pa	<u> </u>	D
Name	Instance	Type	Values	Default	Documenta- tion
	(PETASE_COMPE		• nor- mal_latency • pid_ctrl_nor- low_latency • pid_ctrl_lov • regis- ter_fifo	rmal_latency	TODO
			• refclk • tx_pma		
	(_ P:		• pld • tx_clk	pld	TODO
	_ _0P-1 2ANE_BONDII		t/f	f	TODO
	C P 2ANE_BONDI		• individual • bun- dled_master • slave_above • slave_below		TODO
PCS8G_DIGI_TX	C. PPZANE_BONDII	N ©∕<u>I</u>.© ONSUMPTIO	• individual • bun- dled_master • slave_above • slave_below		TODO
PCS8G_DIGI_TX	_ (P -12ANE_BONDII	N B oMASTER	t/f	f	TODO
PCS8G_DIGI_TX	C. (PAMA_DW	Num	• 8 • 10 • 16 • 20	8	TODO
	(_ IP-O LARITY_INV		t/f	f	TODO
PCS8G_DIGI_TX	_PRBS_CLOCK_0	GASTEL_EN	t/f	f	TODO

Table 9 – continued from previous page

			from previous pa	<u> </u>	
Name	Instance	Type	Values	Default	Documenta-
					tion
PCS8G_DIGI_TX	C_OP-RABS_GEN	Mux		disable	TODO
			 disable 		
			•		
			prbs_7_dw	8 10	
			•		
			prbs_23_dw	hf sw	
			•		
			nrhs 7 sw	hf_dw_lf_sw	
			pros_7_sw_	.m_aw_n_sw	
			prbs_lf_dw_	mf cw	
			pros_n_uw_	_IIII_SW	
				4	
			prbs_23_sw	_mi_aw	
			• prbs_15		
			• prbs_31		
P.GG0.G		- T03.7.1	. 10		mon o
	C_ ©-Y MBOL_SWAF	_	t/f	f	TODO
	_ (I-X CLK_FREERI	_	t/f	f	TODO
	C_OFXPCS_URST_E	aNBool .	t/f	f	TODO
PCS8G_MDIO_D	I S-2 CVP_EN	Bool	t/f	f	TODO
PCS8G_MDIO_D	I S-2 FORCE_EN	Bool	t/f	f	TODO
PCS8G_PIPE_IN	TB_2TOP_DESERIA	AIB_dEdN	t/f	f	TODO
PCS8G PIPE IN	ГВ-2TOP_ERROR_	RIMRIXACE PAD		edb	TODO
		_	• edb		
			• pad		
			r		
PCS8G_PIPE_IN	Г В - 2 ГОР_IND_ERI	ROMA OR EPORTING	t/f	f	TODO
	TB-TOP_PHYSTA	_		f	TODO
	TB-2TOP_RPRE_E		30 bits	0	TODO
	TB-2TOP_RVOD_S	_	30 bits	0	TODO
	TB-TOP_RXDETE		t/f	f	TODO
	ΓΒ-TOP_RX_PIPE		t/f	f	TODO
	Г В_ ДОР_TXSWIN		t/f	f	TODO
	Г В-2 ГОР_ТХ_РІРЕ		t/f	f	TODO
PCS8G_POWER_	IBQLATION_EN	Bool	t/f	f	TODO
PCS9G_PIPE_IN	Т В-2 TOP_ELECIDI	LH <u>R</u> aDAELAY	0-7	0	TODO
PCS9G_PIPE_IN	Г В-2 ГОР_РНҮ_STA	ATRIASO_DELAY	0-7	0	TODO
PLD_PCS_DEFA	UQ-72_BROADCAS′	Γ <u>B</u> Eολό1	t/f	f	TODO
PLD_PCS_IF_BA		Ram	000-7ff		TODO
PLD_PCS_MDIO		Bool	t/f	f	TODO
	_DES_FORCE_EN		t/f	f	TODO
	RO-ESOLATION_E		t/f	f	TODO
	WLT_BROADCAS		t/f	f	TODO
		Ram	000-7ff	1	TODO
PMA_PCS_IF_BA				£	
PMA_PCS_MDIO		Bool	t/f	f	TODO
	D_(DAS_FORCE_EN		t/f	f	TODO
PMA_PCS_POW	E r_1 solation_e	E NB ool	t/f	f	TODO

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
RX_PCS_PLD_II	F_OP-CS_SIDE_BLO	C M uSEL	• default • pcs8g	default	TODO
RX_PCS_PLD_S	IDE2DATA_SRC	Mux	• pld • b_hip	pld	TODO
RX_PCS_PMA_I	F0-2	Mux	• default • pcs8g	default	TODO
RX_PCS_PMA_I	F <u>o</u> czlkslip_sel	Mux	• pld • slip_pcs8g	pld	TODO
TX_PCS_PLD_S	IDE2DATA_SRC	Mux	• pld • b_hip	pld	TODO
TX_PCS_PMA_I	F <u>O</u> BLOCK_SEL	Mux	• default • pcs8g	default	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
PMAAUX_L0_CAL_CLK			DCMUX	p	TODO
PMAAUX_L0_CAL_CLK			GOUT	p	TODO
PMAAUX_L0_CAL_PDB			GOUT	p	TODO
PMAAUX_L0_ZRX_TX_50		0-4	GIN	i	TODO
PMA_C_CRU_RSTN	0-11		GOUT	p	TODO
PMA_C_EARLY_EIOS	0-11		GOUT	p	TODO
PMA_C_LTD	0-11		GOUT	p	TODO
PMA_C_LTR	0-11		GOUT	p	TODO
PMA_C_PCIE_SWITCH	0-11		GOUT	p	TODO
PMA_C_PCIE_SW_DONE	0-11		GIN	i	TODO
PMA_C_PFDMODE_LOCK	0-11		GIN	i	TODO
PMA_C_RS_LPBK	0-11		GOUT	p	TODO
PMA_C_RXPLL_LOCK	0-11		GIN	i	TODO
PMA_C_RX_DETECT_VALID	0-11		GIN	i	TODO
PMA_C_RX_FOUND	0-11		GIN	i	TODO
PMA_C_SIGDET	0-11		GIN	i	TODO
PMA_C_TXDETECTRX	0-11		GOUT	p	TODO
PMA_C_TXPMA_RSTN	0-11		GOUT	p	TODO
PMA_C_TX_ELEC_IDLE	0-11		GOUT	p	TODO
PMA_PLDCLK	0-11		DCMUX	p	TODO
PMA_PMA_RESERVED_IN	0-11	0-1	GOUT	p	TODO

Table 10 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
		POIL DILS	GOUT		TODO
PMA_RX_DET_CLK	0-11	0-1	GOUT	p	TODO
SMRT_PACK_AVMM_BYTE_EN		0-1		p	
SMRT_PACK_AVMM_CLK	0-3		DCMUX	p	TODO
SMRT_PACK_AVMM_READ	0-3	0.15	GOUT	p	TODO
SMRT_PACK_AVMM_READDATA	0-3	0-15	GIN	i	TODO
SMRT_PACK_AVMM_REG_ADDR	0-3	0-10	GOUT	p	TODO
SMRT_PACK_AVMM_RESERVED_IN	0-3		GOUT	p	TODO
SMRT_PACK_AVMM_RESERVED_OUT	0-3		GIN	i	TODO
SMRT_PACK_AVMM_RST_N	0-3		GOUT	p	TODO
SMRT_PACK_AVMM_WRITE	0-3		GOUT	p	TODO
SMRT_PACK_AVMM_WRITEDATA	0-3	0-15	GOUT	p	TODO
SMRT_PACK_DPRIO_REFCLK_DIG	0-3		DCMUX	p	TODO
SMRT_PACK_DPRIO_SCAN_MODE_N	0-3		GOUT	p	TODO
SMRT_PACK_DPRIO_SCAN_SHIFT_N	0-3		GOUT	p	TODO
SMRT_PACK_INTERFACE_SEL	0-3		GOUT	p	TODO
SMRT_PACK_PLD_8G_A1A2_K1K2_FLAG	0-11	0-3	GIN	i	TODO
SMRT_PACK_PLD_8G_A1A2_SIZE	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_ALIGN_STATUS	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BISTDONE	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BISTERR	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BITLOC_REV_EN	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_BITSLIP	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_BYTEORD_FLAG	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_BYTE_REV_EN	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_BYTORDPLD	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_CMPFIFOURST_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_EMPTY_RMF	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_EMPTY_RX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_EMPTY_TX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_ENCDT	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_FULL_RMF	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_FULL_RX	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_FULL_TX	0-11		GIN	i	TODO
SMRT PACK PLD 8G PHFIFOURST RX N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_PHFIFOURST_TX_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_PHYSTATUS	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_PLD_RX_CLK	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_8G_PLD_TX_CLK	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_8G_POLINV_RX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_POLINV_TX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_POWERDOWN	0-11	0-1	GOUT	p	TODO
SMRT PACK PLD 8G PRBS CID EN	0-11	0-1	GOUT		TODO
SMRT_PACK_PLD_8G_RDDISABLE_TX	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RDENABLE_RMF			GOUT	p	TODO
	0-11			p	TODO
SMRT_PACK_PLD_8G_RDENABLE_RX	0-11		GOUT	p	
SMRT_PACK_PLD_8G_REFCLK_DIG	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_8G_REFCLK_DIG2	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_8G_REV_LOOPBK	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_RLV_LT	0-11		GIN	i	TODO

Table 10 – continued from previous page

10000					
Port Name	Instance	Port bits	Route node type	Inverter	Documentation
SMRT_PACK_PLD_8G_RXELECIDLE	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RXPOLARITY	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_RXSTATUS	0-11	0-2	GIN	i	TODO
SMRT_PACK_PLD_8G_RXURSTPCS_N	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_RXVALID	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RX_CLK_OUT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_RX_DATA_VALID	0-11	0-3	GIN	i	TODO
SMRT_PACK_PLD_8G_SIGNAL_DETECT_OUT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_TXDEEMPH	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_TXDETECTRXLOOPBACK	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_TXELECIDLE	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TXMARGIN	0-11	0-2	GOUT	p	TODO
SMRT_PACK_PLD_8G_TXSWING	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TXURSTPCS_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_TX_BOUNDARY_SEL	0-11	0-4	GOUT	p	TODO
SMRT_PACK_PLD_8G_TX_CLK_OUT	0-11		GIN	i	TODO
SMRT_PACK_PLD_8G_TX_DATA_VALID	0-11	0-3	GOUT	р	TODO
SMRT_PACK_PLD_8G_WA_BOUNDARY	0-11	0-4	GIN	i	TODO
SMRT_PACK_PLD_8G_WRDISABLE_RX	0-11		GOUT	р	TODO
SMRT_PACK_PLD_8G_WRENABLE_RMF	0-11		GOUT	p	TODO
SMRT_PACK_PLD_8G_WRENABLE_TX	0-11		GOUT	р	TODO
SMRT_PACK_PLD_AGG_REFCLK_DIG	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_CLKLOW	0-11		GIN	i	TODO
SMRT_PACK_PLD_EIDLEINFERSEL	0-11	0-2	GOUT	p	TODO
SMRT_PACK_PLD_FREF	0-11		GIN	i	TODO
SMRT_PACK_PLD_LTR	0-11		GOUT	p	TODO
SMRT_PACK_PLD_PARTIAL_RECONFIG_IN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_PCS_PMA_IF_REFCLK_DIG	0-11		DCMUX	p	TODO
SMRT_PACK_PLD_RATE	0-11		GOUT	р	TODO
SMRT_PACK_PLD_RESERVED_IN	0-11	0-11	GOUT	p	TODO
SMRT_PACK_PLD_RESERVED_OUT	0-11	0-10	GIN	i	TODO
SMRT_PACK_PLD_RXPMA_RSTB_IN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_RX_CLK_SLIP_IN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_RX_DATA	0-11	0-63	GIN	i	TODO
SMRT_PACK_PLD_SCAN_MODE_N	0-11		GOUT	р	TODO
SMRT_PACK_PLD_SCAN_SHIFT_N	0-11		GOUT	p	TODO
SMRT_PACK_PLD_SYNC_SM_EN	0-11		GOUT	p	TODO
SMRT_PACK_PLD_TEST_DATA	0-11	0-19	GIN	i	TODO
SMRT_PACK_PLD_TX_DATA	0-11	0-43	GOUT	p	TODO
SMRT_PACK_SER_SHIFT_LOAD	0-3		GOUT	p	TODO
SMRT_PACK_TESTBUS	0-11	0-7	GIN	i	TODO
SMRT_PACK_TESTSEL	0-11	0-3	GOUT	p	TODO
_		1	I .		I.

Port Name	Instance	Port bits	Dir	Remote port	Do
DATAIN	0-11		<	GPIO:COMBOUT	TO
DATAOUT	0-11		>	GPIO:DATAOUT	TO
PMAAUX_L0_ATBOUTBIDIROUT	0-1		>	CTRL:ATBOUT	TO
PMA_C_PCLK	0-23		>	CMUXP:CLKIN	TO

continues of

Table 11 – continued from previous page

Table 11 – continued from previous page								
Port Name	Instance	Port bits	Dir	·	Do			
PMA_FBCLK_FFPLL	0-3		>	FPLL:FBCLK_FPLL0	TC			
PMA_FFPLL_CLK	0-3		<	FPLL:DPACLK0_I	TC			
PMA_FFPLL_CLKB	0-3		<	FPLL:DPACLK0_I	TC			
PMA_FFPLL_REF_IQCLK	0-3		<	FPLL:FPLL0_REF_IQCLK	TC			
PMA_IQTXRXCLK_FFPLL	0-3		>	FPLL:IQTXRXCLK_FPLL0	TC			
PMA_IQTXRXCLK_PLD	0-3	0-3	>	CMUXCR:IQTXRXCLK	TC			
PMA_IQTXRXCLK_PLD	0-2	0-3	>	CMUXHG:IQTXRXCLK	TC			
PMA_IQTXRXCLK_PLD	0-2	0-3	>	CMUXHR:IQTXRXCLK	TC			
PMA_REF_IQCLK_OUT	0-3	0-3	>	CMUXCR:IQCLK	TC			
PMA_REF_IQCLK_OUT	0-2	0-3	>	CMUXHG:IQCLK	TC			
PMA_REF_IQCLK_OUT	0-2	0-3	>	CMUXHR:IQCLK	TC			
PMA_REF_IQCLK_OUT	0-3	0	>	FPLL:REFCLK_FPLL0	TC			
PMA_REF_IQCLK_OUT_MUXED	0-3		>	FPLL:REF_IQCLK_FPLL0	TC			
PMA_RX_IQCLK_OUT	0-3	0-3	>	CMUXCR:IQCLK	TC			
PMA_RX_IQCLK_OUT	0-2	0-3	>	CMUXHG:IQCLK	TC			
PMA_RX_IQCLK_OUT	0-2	0-3	>	CMUXHR:IQCLK	TC			
PMA_RX_IQCLK_OUT_MUXED	0-3		>	FPLL:RX_IQCLK_FPLL0	TC			
REFCLKIN	0-11		<	GPIO:COMBOUT	TC			
SMRT_PACK_HIP_EIDLE_INFER_SEL	0-3, 5-9	0-2	<	HIP:EIDLEINFERSEL	TC			
SMRT_PACK_HIP_FREF_CLK	0-9		>	HIP:FREFCLK	TC			
SMRT_PACK_HIP_FREF_CLK2	3, 7		>	HIP:FREFCLK	TC			
SMRT_PACK_HIP_PCLK_C	0-2, 5-8		>	HIP:PCLKCH	TC			
SMRT_PACK_HIP_PHYSTATUS	0-3, 5-9		>	HIP:PHYSTATUS	TC			
SMRT_PACK_HIP_PLL_FIXED_CLK_C	0-2, 5-8		>	HIP:PLLFIXEDCLK	TC			
SMRT_PACK_HIP_POWERDOWN	0-3, 5-9	0-1	<	HIP:POWERDOWN	TC			
SMRT_PACK_HIP_RATE	0-9		<	HIP:RATE	TC			
SMRT_PACK_HIP_RATE2	3, 7		<	HIP:RATE	TC			
SMRT_PACK_HIP_RXELECIDLE	0-3, 5-9		>	HIP:RXELECIDLE	TC			
SMRT_PACK_HIP_RXFREQLOCKED	0-3, 5-9		>	HIP:RXFREQLOCKED	TC			
SMRT_PACK_HIP_RXPOLARITY	0-3, 5-9		<	HIP:RXPOLARITY	TC			
SMRT_PACK_HIP_RXSTATUS	0-3, 5-9	0-2	>	HIP:RXSTATUS	TC			
SMRT_PACK_HIP_RXVALID	0-3, 5-9		>	HIP:RXVALID	TC			
SMRT_PACK_HIP_RX_DATA	0-3, 5-9	0-7	>	HIP:RXDATA	TC			
SMRT_PACK_HIP_RX_DATAK	0-3, 5-9		>	HIP:RXDATAK	TC			
SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK	0-9		>	HIP:RXFREQTXCMUPLLLOCK	TC			
SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK2	3, 7		>	HIP:RXFREQTXCMUPLLLOCK	TC			
SMRT_PACK_HIP_RX_PCS_RST2_N	3, 7		<	HIP:RXPCSRSTN	TC			
SMRT_PACK_HIP_RX_PCS_RST_N	0-9		<	HIP:RXPCSRSTN	TC			
SMRT_PACK_HIP_RX_PLL_PHASE_LOCK	0-9		>	HIP:RXPLLPHASELOCK	TC			
SMRT_PACK_HIP_RX_PLL_PHASE_LOCK2	3, 7		>	HIP:RXPLLPHASELOCK	TC			
SMRT_PACK_HIP_RX_PMA_RST2B	3, 7		<	HIP:RXPMARSTB	TC			
SMRT_PACK_HIP_RX_PMA_RSTB	0-9		<	HIP:RXPMARSTB	TC			
SMRT_PACK_HIP_TXCOMPL	0-3, 5-9		<	HIP:TXCOMPL	TC			
SMRT_PACK_HIP_TXDATA	0-3, 5-9	0-7	<	HIP:TXDATA	TC			
SMRT_PACK_HIP_TXDATAK	0-3, 5-9		<	HIP:TXDATAK	TC			
SMRT_PACK_HIP_TXDETECTRX	0-3, 5-9		<	HIP:TXDETECTRX	TC			
SMRT_PACK_HIP_TXELECIDLE	0-3, 5-9		<	HIP:TXELECIDLE	TC			
SMRT_PACK_HIP_TX_DEEMPH	0-3, 5-9		<	HIP:TXDEEMPH	TC			
SMRT_PACK_HIP_TX_MARGIN	0-3, 5-9	0-2	<	HIP:TXMARGIN	TC			
	,			oontin				

continues of

Table 11 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Do
SMRT_PACK_HIP_TX_PCS_RST2_N	3, 7		<	HIP:TXPCSRSTN	TO
SMRT_PACK_HIP_TX_PCS_RST_N	0-9		<	HIP:TXPCSRSTN	TO
SMRT_PACK_HIP_TX_SWING	0-3, 5-9		<	HIP:TXSWING	TO
SMRT_PACK_PLD_8G_RX_CLK_OUT	0-11		>	CMUXP:CLKIN	TO
SMRT_PACK_PLD_8G_TX_CLK_OUT	0-11		>	CMUXP:CLKIN	TO

2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

Name	Instance	Туре	Values	Default	Documenta- tion
DICE MEMODY	CETTINGS DATE	. D	77.1		
	_SETTINGS_DATA		75 bits	0	TODO
BRIDGE_66MH	ZCAP	Bool	t/f	f	TODO
BR_RCB		Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BY-		Bool	t/f	f	TODO
PASS_CLK_SW	TCH				
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_REL	ATION	Mux		plesiochronous	TODO
			• ple-	_	
			siochronous	}	
			•		
			mesochrono) Dus	
CDC DUMMY	INSERT_LIMIT_D	A RA m	0-f	0	TODO
	SABLE_CLK_SWIT			core_clk_out	TODO
			•		
			core_clk_oi	ut	
			• pld_clk		
			r		
CORE_CLK_DI	VIDER	Num		4	TODO
			• 1-2		
			• 4		
			• 8		
			• 16		
CORE_CLK_OU	T SEL	Mux		div_1	TODO
	_522	1,14,1	• div_1	011_1	1020
			• div_2		
			J 31, _2		
CORE_CLK_SE		Mux		core_clk_out	TODO
SOLE_OLIL_OLI	Ţ				
			core_clk_ou	 t	
			• pld_clk	**	
			pid_cik		
				<u> </u>	uoo on novt nogo

Table 12 – continued from previous page

CORE_CLK_SOURCE	Table 12 – continued from previous page								
DE-	Name	Instance	Type	Values	Default	Documenta-			
DE-						tion			
Pill_fixed_clk Core_clk_in Pill_fixed_clk Pill_fixe_clk Pill_fixe_clk Pill_fixe_clk Pill_fixe_clk Pill_fixe_clk Pill_fix	CORE CLK SOI	IRCE	Mux		nll fixed clk				
CVP_CLK_RESET	CORE_CER_50	DRCL	With		pii_ii/cd_cik	TODO			
CVP_CLK_RESET				.11 C . 1 .1	1				
Polk_in Polk_in				pii_fixed_ci	K				
Polk_in Polk_in				•					
CVP_CLK_RESET Bool Uf f TODO CVP_DATA_COMPRESSED Bool Uf f TODO CVP_DATA_ENCRYPTED Bool Uf f TODO CVP_DATA_ENCRYPTED Bool Uf f TODO CVP_SOLATION Bool Uf f TODO CVP_SOLATION Bool Uf f TODO CVP_RATE_SEL Mux f TODO CVP_SAM_SO				core_clk_in					
CVP_DATA_COMPRESSED				pclk_in					
CVP_DATA_COMPRESSED									
CVP_DATA_COMPRESSED	CVP CLK RESE	Т	Bool	t/f	f	TODO			
CVP_DATA_ENCRYPTED									
CVP_ISOLATION Bool t/f f TODO									
CVP_MODE_RESET Bool Uf f TODO CVP_RATE_SEL Mux - full_rate									
CVP_RATE_SEL Mux • full_rate • half_rate • half_rate 1000 TODO TODO TODO TODO TODO TODO Todo Todo Todo fast_devsel_decoding • medium_devsel_decoding • slow_devse _decoding • medium_devsel_decoding • tff TODO ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_TAG_CHECK EL_DELAY_POWERDOWN_COUNTBBATA Bool EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CHO1_PCLK_OUT Mux Polk_central • pclk_central			Bool			TODO			
DE- VICE_NUMBER_DATA DEVSELTIM Mux Mux fast_devsel_decoding medium_devsel_decoding slow_devse _decoding DIS- ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRIMATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CHO_PCLK_OUT EN- ABLE_CHO_PCLK_OUT Mux Mux Pclk_central - pclk_central	CVP_MODE_RE	SET	Bool	t/f	f	TODO			
DE- VICE_NUMBER_DATA DEVSELTIM Mux Mux fast_devsel_decoding medium_devsel_decoding slow_devse _decoding DIS- ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRIMATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CHO_PCLK_OUT EN- ABLE_CHO_PCLK_OUT Mux Mux Pclk_central - pclk_central	CVP RATE SEL		Mux		full rate	TODO			
DE- VICE_NUMBER_DATA DEVSELTIM Mux fast_devsel_decoding fast_devsel_decoding medium_devsel_decoding slow_devsel_decoding slow_devsel_decoding bls- ABLE_AUTO_CRS DIS- ABLE_CK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EL_DELAY_POWERDOWN_COUNTREATA Bool Bool Uff f TODO ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT Mux EN- ABLE_CH0_PCLK_OUT Mux Pclk_central pclk_central pclk_central pclk_central TODO TOD				• full rate					
DE- VICE_NUMBER_DATA Ram O0-1f O TODO TODO TODO DEVSELTIM Mux fast_devsel_decoding fast_devsel_decoding fast_devsel_decoding medium_devsel_decoding slow_devsel_decoding fast_devsel_decoding fast_devsel_decoding TODO ABLE_AUTO_CRS Bool Uff f TODO ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT Bool ABLE_TAG_CHECK EL_DELAY_POWERDOWN_COUNTBDATA O0-ff f TODO EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT Mux pclk_ch0 pclk_ch0 pclk_central pclk_central pclk_central pclk_central pclk_central pclk_central pclk_central pclk_central									
VICE_NUMBER_DATA DEVSELTIM Mux fast_devsel_decoding fast_devsel_decoding medium_devsel_decoding slow_devsel_decoding blos ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_TAG_CHECK El_DELAY_POWERDOWN_COUNTRDATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CHO_PCLK_OUT Mux Pclk_ch0 pclk_ch0 pclk_ch0 pclk_central				- nan_rate					
VICE_NUMBER_DATA DEVSELTIM Mux fast_devsel_decoding fast_devsel_decoding medium_devsel_decoding slow_devsel_decoding blos ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_TAG_CHECK El_DELAY_POWERDOWN_COUNTRDATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CHO_PCLK_OUT Mux Pclk_ch0 pclk_ch0 pclk_ch0 pclk_central									
DEVSELTIM Mux			Ram	00-1f	0	TODO			
Fast_devsel_decoding medium_devsel_decoding medium_devsel_decoding	VICE_NUMBER	_DATA							
Fast_devsel_decoding medium_devsel_decoding slow_devse decoding slow_decoding slow_decodin	DEVSELTIM		Mux		fast devsel decod	in EODO			
DIS- ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Mux Mux medium_devsel_decoding ### TODO ### Pclk_ch0 ### Pclk_ch0 ### Pclk_central ### TODO ### T				•		C			
DIS- ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Mux Mux medium_devsel_decoding ### TODO ### Pclk_ch0 ### Pclk_ch0 ### Pclk_central ### TODO ### T				fact daysal	decoding				
DIS- ABLE_AUTO_CRS DIS- Bool Vf f f TODO ABLE_CLK_SWITCH DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT Bool Vf f f TODO ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEBAATA Bool EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH01_PCLK_OUT Mux Pclk_ch0 Pclk_ch0 Pclk_central				last_ucvsci_	Luccounig				
DIS- ABLE_AUTO_CRS DIS- Bool Vf f f TODO ABLE_CLK_SWITCH DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_LINK_X2_SUPPORT Bool Vf f f TODO ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEBAATA Bool EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH01_PCLK_OUT Mux Pclk_ch0 Pclk_ch0 Pclk_central				•					
DIS- ABLE_AUTO_CRS Bool Vf f TODO ABLE_CLK_SWITCH DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA EN- ABLE_CH01_PCLK_OUT Bool Mux Mux Pclk_ch0 Pclk_ch0 Pclk_ch01				medium_de	vsel_decoding				
DIS- ABLE_AUTO_CRS Bool Vf f TODO ABLE_CLK_SWITCH DIS- ABLE_LINK_X2 SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA EN- ABLE_CH01_PCLK_OUT Bool Mux Mux Pclk_ch0 Pclk_ch0 Pclk_ch01				•					
ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEMATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH00_PCLK_OUT EN- ABLE_CH00_PCLK_OUT EN- ABLE_CH00_PCLK_OUT EN- ABLE_CH00_PCLK_OUT Bool Mux - pclk_ch0 - pclk_ch0 - pclk_central				slow_devse	_decoding				
ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEMATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH01_PCLK_OUT Mux Pclk_ch0 Pclk_ch01 Pclk_central									
ABLE_AUTO_CRS DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEMATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH01_PCLK_OUT Mux Pclk_ch0 Pclk_ch01 Pclk_central	DIS-		Rool	t/f	f	TODO			
DIS- ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT Bool V/f f TODO ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEDWATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT Mux - pclk_ch0 - pclk_ch0 - pclk_ch1 Pclk_central - pclk_central - pclk_central - pclk_central - pclk_ch01 EN- ABLE_CHO_PCLK_OUT Bool V/f f TODO		96	Bool		1	TODO			
ABLE_CLK_SWITCH DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTEDATA Bool ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Mux - pclk_ch0 - pclk_ch1 - pclk_central - pclk_ch01 EN- ABLE_RX_BUFFER_CHECKING		No.	D 1	4.10	C	TODO			
DIS- ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA Bool EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Mux - pclk_ch0 - pclk_ch1 - pclk_central - pclk_central - pclk_central - pclk_ch01 - pclk_central - pclk_central - pclk_central - pclk_central - pclk_ch0 - pclk_central			B001	T/I	I	1000			
ABLE_LINK_X2_SUPPORT DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRIMATA EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCL_K_OUT EN-		ТСН							
DIS- ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Bool TODO TODO TODO TODO Pclk_ch0 Pclk_ch0 Pclk_central Pclk_central Pclk_central TODO TODO TODO TODO	DIS-		Bool	t/f	f	TODO			
ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Bool t/f f TODO	ABLE_LINK_X2	_SUPPORT							
ABLE_TAG_CHECK EI_DELAY_POWERDOWN_COUNTRDATA EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Bool t/f f TODO	DIS-		Bool	t/f	f	TODO			
EI_DELAY_POWERDOWN_COUNTRMATA EN- ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT Mux * pclk_ch0 * pclk_ch1 * pclk_central		CK	_ 551		=				
Bool t/f f TODO ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT EN- ABLE_CH0_PCLK_OUT Mux • pclk_ch0 • pclk_central			TDDATA	00 ff	0	TODO			
ABLE_ADAPTER_HALF_RATE_MODE EN- ABLE_CH01_PCLK_OUT Mux • pclk_ch0 • pclk_ch1 • pclk_central • pclk_central • pclk_central • pclk_central • pclk_ch01 EN- ABLE_CH0_PCLK_OUT Bool EN- ABLE_RX_BUFFER_CHECKING		EKDOWN_COUN							
EN- ABLE_CH01_PCLK_OUT Mux • pclk_ch0 • pclk_ch1 EN- ABLE_CH0_PCLK_OUT Mux pclk_central pclk_central pclk_central pclk_ch01 TODO TODO				t/t	1	TODO			
ABLE_CH01_PCLK_OUT Pclk_ch0 Pclk_ch1 EN- ABLE_CH0_PCLK_OUT Pclk_central Pclk_cen		R_HALF_RATE_M	IODE						
ABLE_CH01_PCLK_OUT Pclk_ch0 Pclk_ch1 EN- ABLE_CH0_PCLK_OUT Pclk_central Pclk_cen	EN-		Mux		pclk_ch0	TODO			
EN- ABLE_CH0_PCL_K_OUT EN- Delk_central Pelk_central Pelk_central Pelk_central Pelk_ch01 EN- ABLE_RX_BUFFER_CHECKING Polk_ch01 TODO	ABLE CH01 PC	LK OUT		• pclk ch0					
EN- ABLE_CH0_PCL_K_OUT Pclk_central pclk_central pclk_ch01 EN- ABLE_RX_BUFFER_CHECKING Mux pclk_central pclk_central pclk_central pclk_ch01 TODO				1 *					
ABLE_CH0_PCLK_OUT Pclk_central pclk_ch01 EN- ABLE_RX_BUFFER_CHECKING Bool t/f f TODO				Perk_enr					
ABLE_CH0_PCLK_OUT Pclk_central pclk_ch01 EN- ABLE_RX_BUFFER_CHECKING Bool t/f f TODO	EN		M			TODO			
EN- ABLE_RX_BUFFER_CHECKING pclk_central pclk_ch01 t/f f TODO			IVIUX		pcik_central	וטטט			
EN- ABLE_RX_BUFFER_CHECKING Bool t/f f TODO	ABLE_CH0_PCL	K_OUT		•					
EN- ABLE_RX_BUFFER_CHECKING Bool t/f f TODO				pclk_centra	l				
EN- ABLE_RX_BUFFER_CHECKING Bool t/f f TODO				•					
EN- ABLE_RX_BUFFER_CHECKING Bool t/f f TODO				pclk ch01					
ABLE_RX_BUFFER_CHECKING				r					
ABLE_RX_BUFFER_CHECKING	EN		Rool	t/f	f	TODO			
		EED CHECKING	וטטנו	UI	1	וטטט			
continues on post page	ABLE_KX_BUF	EK_CHECKING							

Table 12 – continued from previous page

Name Instance	Type	Values	Default	Documenta- tion
EN- ABLE_RX_REORDERING	Bool	t/f	f	TODO
FASTB2BCAP	Bool	t/f	f	TODO
FC_INIT_TIMER_DATA	Ram	000-7ff	0	TODO
FLOW_CONTROL_TIMEOUT_0		00-ff	0	TODO
FLOW_CONTROL_UPDATE_CO		00-1f	0	TODO
GEN12_LANE_RATE_MODE	Mux	00 11	gen1	TODO
GEN12_LANE_KATE_NODE	IVIUX	• gen1 • gen1_ge		ТОВО
HARD_RESET_BYPASS	Bool	t/f	f	TODO
JTAG_ID_DATA L01_ENTRY_LATENCY_DATA LANE_MASK	Ram Ram Mux	gen2_in gen2_in gen2_in gen2_in 128 bits 00-1f x8 x1 x2		
LAT- TIM_RO_DATA	Ram	• x4	0	TODO
MDIO_CB_OPBIT_ENABLE	Bool	t/f	f	TODO
MEMWRINV	Mux	U1	ro	TODO
IVILIVI VY KILV V	IVIUA	• ro • rw		1000
MILLISEC- OND_CYCLE_COUNT_DATA	Ram	20 bits	0	TODO
MULTI_FUNCTION	Num	• 1-8	1	TODO
NA- TIONAL_INST_THRU_ENHAN	Bool	t/f	f	TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
INAITIC	IIIStance	Type	values	Delault	tion
PCIE_MODE		Mux			TODO
TCIE_MODE		WIUX	ep_nativeep_legacyrp	ep_native	ТОВО
			sw_upsw_dnbridge		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
PCIE_SPEC_1P0	_COMPLIANCE	Mux		spec_1p0a	TODO
			•		
			spec_1p0a • spec_1p1		
			spec_ipi		
PCLK_OUT_SEL		Mux		core_clk_en	TODO
			•		
			core_clk_er	1	
			pclk_out		
PIPEX1_DEBUG	_SEL	Bool	t/f	f	TODO
PLNIOTRI_GATI	E	Bool	t/f	f	TODO
PORT_LINK_NU	MBER_DATA	Ram	00-ff	0	TODO
REGIS-		Bool	t/f	f	TODO
TER_PIPE_SIGN					
		ARRADRESS_DATA	00-ff	0	TODO
	R_MEMORY_SET		0000-ffff	0	TODO
RSTC-	TT EDEE CLV V	Ram	20 bits	0	TODO
RSTC-	NT_FREF_CLK_V		20 hita	0	TODO
	T_FREF_CLK_V	Ram	20 bits	0	TODO
RSTC-	T_I KLI _CLIX_V	Bool	t/f	f	TODO
TRL_ALTPE2_C	RST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_R	ST_N_INV	D 1	.16	<u> </u>	TODO
RSTC- TRL_ALTPE2_SI	ST N INV	Bool	t/f	f	TODO
RSTC-	791 ⁻ 11-111 A	Bool	t/f	f	TODO
TRL_DEBUG_E	N		41	•	
RSTC-		Bool	t/f	f	TODO
TRL_FORCE_IN	ACTIVE_RST				

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
		7 -			
RSTC- TRL_FREF_CLK	_SELECT	Mux	 disabled ch0_sel ch1_sel ch2_sel ch3_sel ch4_sel ch5_sel ch6_sel ch7_sel ch8_sel ch9_sel ch10_sel ch11_sel 	disabled	TODO
RSTC- TRL_HARD_BL0	OCK_ENABLE	Mux	• hard_rst_ctl • pld_rst_ctl	hard_rst_ctl	TODO
RSTC- TRL_HIP_EP		Mux	• hip_not_ep • hip_ep	hip_not_ep	TODO
RSTC- TRL_LTSSM_DI	SABLE	Bool	t/f	f	TODO
RSTC-	_PLL_LOCK_SEL	Mux ECT	disabledch1_selch4_selch4_10_sel	disabled	TODO
RSTC- TRL_OFF_CAL_	DONE_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123_567		TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
		-71-	1 500 50 5		tion
RSTC- TRL_OFF_CAL	EN_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123_56		TODO
RSTC- TRL_PERSTN_S	SELECT	Mux	• per- stn_pin • per- stn_pld	perstn_pin	TODO
RSTC- TRL_PERST_EN	JABLE	Mux	• level • neg_edge	level	TODO
RSTC- TRL_PLD_CLR		Bool	t/f	f	TODO
RSTC- TRL_RX_PCS_F	RST_N_INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PCS_F	RST_N_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123456	78_out	TODO

Table 12 – continued from previous page

T -			d from previous pa		
Name I	nstance	Type	Values	Default	Documenta- tion
RSTC-		Mux		disabled	TODO
TRL_RX_PLL_FRI	EQ_LOCK_SELE		disabledch0_selch01_selch0123_sel		
			ch0123_567		
			ch0123_phs ch01_phs_s		
			ch0_phs_se	1	
RSTC- TRL_RX_PLL_LO	CK_SELECT	Mux	disabledch0_selch01_selch0123_sel	disabled	TODO
RSTC-		Mux	ch0123_567	78_sel disabled	TODO
TRL_RX_PMA_RS	TB_CMU_SELE		• disabled • ch1cmu_sel • ch4cmu_sel • ch4_10cmu		ТОВО
RSTC- TRL_RX_PMA_RS	TB INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PMA_RS	TB_SELECT	Mux	 disabled ch0_out ch01_out ch0123_out ch01234567 ch01234567 	78_out	TODO
				<u> </u>	les on nevt nage

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_A_	ТҮРЕ	Mux	 disabled milli_secs mi- cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_A_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_B_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_B_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_C_	ТҮРЕ	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_C_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_D_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_D_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_E_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_E_	VALUE	Ram	00-ff	0	TODO

Table 12 – continued from previous page

Name Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_F_TYPE	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_F_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_G_TYPE	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_G_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_H_TYPE	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_H_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_I_TYPE	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_I_VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_J_TYPE	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_J_VALUE	Ram	00-ff	0	TODO

Table 12 – continued from previous page

			ed from previous pa		
Name	Instance	Type	Values	Default	Documenta-
					tion
RSTC-		Mux		disabled	TODO
TRL TX CMU	J_PLL_LOCK_SELE	СТ	 disabled 		
			• ch1_sel		
			• ch4_sel		
			C114_8C1		
			• 14.10 1		
			ch4_10_sel		
RSTC-		Mux		disabled	TODO
TRL_TX_LC_I	PLL_LOCK_SELECT	Ť	 disabled 		
			• ch1_sel		
			• ch7_sel		
			_		
RSTC-		Mux		disabled	TODO
	PLL_RSTB_SELECT		disabled		
11.L_17.LC_1			• ch1_out		
			• ch7_out		
DCTC		D 1	4.16	C	TODO
RSTC-	DOT N. INN	Bool	t/f	f	TODO
TRL_TX_PCS_	_KS1_N_INV	3.6		1, 1, 1	TODO
RSTC-		Mux		disabled	TODO
TRL_TX_PCS_	_RST_N_SELECT		 disabled 		
			• ch0_out		
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch01234567	78 out	
			• • • • • • • • • • • • • • • • • • • •	0_041	
			ch01234567	79 10 out	
			CH01234307	6_10_0ut	
RSTC-		Doo1	t/f	f	TODO
	DOTD INV	Bool	V1	1	וטטט
TRL_TX_PMA	-K21R-INA	D 1	. 16	C	TODG
RSTC-		Bool	t/f	f	TODO
TRL_TX_PMA	_\$YNCP_INV				
RSTC-		Mux		disabled	TODO
TRL_TX_PMA	_\$YNCP_SELECT		 disabled 		
			• ch1_out		
			• ch4_out		
			•		
			ch4_10_out		
			C114_10_0ut		
RXFRE-		Ram	20 bits	0	TODO
	TA	Kaiii	20 bits	U	וטטט
QLK_CNT_DA	11/1	D 1	4/6	C	TODO
RXFRE-	,	Bool	t/f	f	TODO
QLK_CNT_EN					TOD C
	IOST_FULL_DATA	Ram	0-f	0	TODO
	NT_IDL_DATA	Ram	00-ff	0	TODO
		INDAX/ DATEA	1 000 2ff	0	TODO
RX_PTR0_NO	NPOSTED_DPRAM_ NPOSTED_DPRAM_	T —	000-3ff 000-3ff	0	TODO

Table 12 – continued from previous page

	ole 12 – continue		•	
Name Instance	Туре	Values	Default	Documenta-
				tion
RX_PTR0_POSTED_DPRAM_MAX	K_ RDA NTA	000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MIN	_IRAffiA	000-3ff	0	TODO
SIN-	Ram	0-f	0	TODO
GLE_RX_DETECT_DATA				
SKP_INSERTION_CONTROL	Bool	t/f	f	TODO
SKP_OS_SCHEDULE_COUNT_DA		000-7ff	0	TODO
SLOT-	Mux	000 /11	dy-	TODO
CLK_CFG	With	• dy-	namic_slotelkefg	1000
CER_CI G		namic_slote		
		name_siou	arcig	
		static_slote	leafacff	
		static_stote	Keigon	
		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1 . C	
		static_slote	kcigon	
GLOW DEGLOWS	<u> </u>	10		mon o
SLOT_REGISTER_EN	Bool	t/f	f	TODO
TEST-	Bool	t/f	f	TODO
MODE_CONTROL				
TX_CDC_ALMOST_FULL_DATA	Ram	0-f	0	TODO
TX_L0S_ADJUST	Bool	t/f	f	TODO
TX_SWING_DATA	Ram	00-ff	0	TODO
USER_ID_DATA	Ram	0000-ffff	0	TODO
USE_CRC_FORWARDING	Bool	t/f	f	TODO
VC0_CLK_ENABLE	Bool	t/f	f	TODO
VC0_RX_BUFFER_MEMORY_SET		0000-ffff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_D	_	000-fff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_H		00-ff	0	TODO
VC0_RX_FLOW_CTRL_NONPOST	_	00-ff	0	TODO
VC0_RX_FLOW_CTRL_NONPOST			0	TODO
		000-fff	0	
VC0_RX_FLOW_CTRL_POSTED_	_		-	TODO
VC0_RX_FLOW_CTRL_POSTED_I		00-ff	0	TODO
VC1_CLK_ENABLE	Bool	t/f	f	TODO
VC_ENABLE	Bool	t/f	f	TODO
VSEC_CAP_DATA	Ram	0-f	0	TODO
VSEC_ID_DATA	Ram	0000-ffff	0	TODO
ASPM_OPTIONAI0FTY	Bool	t/f	f	TODO
BAR0_64BIT_MEINF7SPACE	Bool	t/f	f	TODO
BAR0_IO_SPACE 0-7	Bool	t/f	f	TODO
BARO_PREFETCHABLE	Bool	t/f	f	TODO
BARO_SIZE_MAS K -7DATA	Ram	28 bits	0	TODO
BAR1 64BIT MEM-7SPACE	Mux		disabled	TODO
_ = = = = = = = = = = = = = = = = = = =	-	disabled		- -
		• enabled		
		• all_one		
		411_0110		
BAR1 IO SPACE 0-7	Bool	t/f	f	TODO
	Bool	t/f	f	TODO
BAR1_PREFETCHABLE				
BAR1_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR2_64BIT_MENI-7SPACE	Bool	t/f	f	TODO
BAR2_IO_SPACE 0-7	Bool	t/f	f	TODO

Table 12 – continued from previous page

	iai	ole 12 – continue	d from previous pa	ıge	
Name	Instance	Туре	Values	Default	Documenta- tion
BAR2_PREFETO	HOATBLE	Bool	t/f	f	TODO
BAR2_SIZE_MA		Ram	28 bits	0	TODO
BAR3_64BIT_M		Mux	disabled enabled all_one	disabled	TODO
BAR3_IO_SPAC	E 0-7	Bool	t/f	f	TODO
BAR3_PREFETO	HOATBLE	Bool	t/f	f	TODO
BAR3_SIZE_MA	S K- 7DATA	Ram	28 bits	0	TODO
BAR4_64BIT_M	ENN-7SPACE	Bool	t/f	f	TODO
BAR4_IO_SPAC	E 0-7	Bool	t/f	f	TODO
BAR4_PREFETO		Bool	t/f	f	TODO
BAR4_SIZE_MA		Ram	28 bits	0	TODO
BAR5_64BIT_M		Mux	• disabled • enabled • all_one	disabled	TODO
BAR5_IO_SPACI	E 0-7	Bool	t/f	f	TODO
BAR5_PREFETO		Bool	t/f	f	TODO
BAR5_SIZE_MA		Ram	28 bits	0	TODO
	S81D_SUPPORT	Bool	t/f	f	TODO
BRIDGE_PORT_		Bool	t/f	f	TODO
CLASS_CODE_I		Ram	24 bits	0	TODO
COMPLE- TION_TIMEOUT	0-7	Mux	 cmpl_a cmpl_abc cmpl_abcd cmpl_b cmpl_bc cmpl_bcd disabled 	cmpl_a	TODO
D0_PME	0-7	Bool	t/f	f	TODO
D1_PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2_PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME	0-7	Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHA- SIS_ENABLE	0-7	Bool	t/f	f	TODO
DE- VICE_ID_DATA		Ram	0000-ffff	0	TODO
DE- VICE_SPECIFIC	0-7 INIT	Bool	t/f	f	TODO

Table 12 – continued from previous page

NI			d from previous pa	-	D
Name	Instance	Туре	Values	Default	Documenta-
				_	tion
DIFF-	0-7	Ram	00-ff	0	TODO
CLOCK_NFTS_0					
DIS-	0-7	Bool	t/f	f	TODO
ABLE_SNOOP_					
	E PO RT_SUPPORT	Bool	t/f	f	TODO
ECRC_CHECK_		Bool	t/f	f	TODO
ECRC_GEN_CA		Bool	t/f	f	TODO
EIE_BEFORE_N	F70S7_COUNT_DAT	ARam	0-f	0	TODO
ELEC-	0-7	Bool	t/f	f	TODO
TROMECH_INT	ERLOCK				
EN-	0-7	Bool	t/f	f	TODO
ABLE_COMPLE	TION_TIMEOUT_	DISABLE			
EN-	0-7	Bool	t/f	f	TODO
ABLE_FUNCTION	N_MSIX_SUPPO	RT			
EN-	0-7	Bool	t/f	f	TODO
ABLE_LOS_ASP	M				
EN-	0-7	Bool	t/f	f	TODO
ABLE_L1_ASPN	1				
END-	0-7	Ram	0-7	0	TODO
POINT_L0_LAT					1020
END-	0-7	Ram	0-7	0	TODO
POINT_L1_LAT					1020
EXPAN-	0-7	Ram	32 bits	0	TODO
	DRESS_REGISTE		32 8168		1020
EX-	0-7	Bool	t/f	f	TODO
TEND_TAG_FIE	0 ,	Bool		1	1000
FLR_CAPABILIT		Bool	t/f	f	TODO
	COK-7NFTS_COUN		00-ff	0	TODO
	OCK_NFTS_COU		00-ff	0	TODO
HOT_PLUG_SU		Ram	00-ff	0	TODO
INDICA-	0-7	Ram	0-71	0	TODO
TOR_DATA	0-7	Kaiii	0-7	U	1000
	0-7	Doo!	t/f	f	TODO
IN-		Bool	1/1	1	TODO
TEL_ID_ACCES		Mary		diaablad	TODO
INTER-	0-7	Mux	4:1.1.1	disabled	TODO
RUPT_PIN			• disabled		
			• inta		
			• intb		
			• intc		
			• intd		
TO MINITE COME	DAN HARRIE	7.6		1. 11 1	TODG
IO_WINDOW_A	DWK_WIDTH	Mux	1. 1. 1	disabled	TODO
			• disabled		
			• win-		
			dow_16_bit		
			• win-		
			dow_32_bit		
L0_EXIT_LATE	NOY7_DIFFCLOCK	_ LRA ffiA	0-7	0	TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
L0_EXIT_LATE	NOY7_SAMECLOC	K <u>R</u> DANTA	0-7	0	TODO
L1_EXIT_LATE	VØ¥7_DIFFCLOCK	RA ifiA	0-7	0	TODO
L1_EXIT_LATE	NOY7_SAMECLOC	K <u>R</u> DANTA	0-7	0	TODO
L2_ASYNC_LOC	SI C -7	Bool	t/f	f	TODO
LOW_PRIORITY	_047	Bool	t/f	f	TODO
MAXI-	0-7	Ram	0-7	0	TODO
MUM_CURREN	Γ_DATA				
MAX_LINK_WI	D'OHT	Mux	 disabled x4 x2 x1 x8 	disabled	TODO
MAX_PAYLOAD	GIZE	Num	• 128 • 256 • 512	128	TODO
MSIX_PBA_BIR	IDA7TA	Ram	0-7	0	TODO
MSIX_PBA_OFF	SE-17_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_B	I R-7 DATA	Ram	0-7	0	TODO
MSIX_TABLE_C	FFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_S	IZOE7_DATA	Ram	000-7ff	0	TODO
MSI_64BIT_ADI	ROESSING_CAPAI	BIBFool	t/f	f	TODO
MSI_MASKING_	COATPABLE	Bool	t/f	f	TODO
MSI_MULTI_ME	SSAGE_CAPABLI	E Num	• 1-2 • 4 • 8 • 16 • 32	1	TODO
MSI_SUPPORT	0-7	Bool	t/f	f	TODO
NO_COMMAND	_COMPLETED	Bool	t/f	f	TODO
NO_SOFT_RESE		Bool	t/f	f	TODO
PCIE_SPEC_VER	RSION	Num	• 0-2	0	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
DODT	0-7	M			tion
PORT-	0-7	Mux		ep_native	TODO
TYPE_FUNC			• ep_native		
			• ep_legac	У	
			• rp		
			• sw_up		
			• sw_dn		
			• bridge		
			•		
			switch_m	iode	
			•		
			shared_m	node	
PREFETCH-	0-7	Num		0	TODO
ABLE_MEM_W	INDOW_ADDR_V	WIDTH	• 0		
			• 32		
			• 64		
REVI-	0-7	Ram	00-ff	0	TODO
SION_ID_DATA					
	ERROR_REPORT		t/f	f	TODO
RX_EI_L0S	0-7	Bool	t/f	f	TODO
SAME-	0-7	Ram	00-ff	0	TODO
CLOCK_NFTS_					
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_		Ram	00-ff	0	TODO
SLOT_POWER_		Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_DEVICE_					
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_VENDOR					
SUR-	0-7	Bool	t/f	f	TODO
	ERROR_SUPPOR'	Γ			
USE_AER	0 /	Bool	t/f	f	TODO
VC_ARBITRAT		Bool	t/f	f	TODO
VEN-	0-7	Ram	0000-ffff	0	TODO
DOR_ID_DATA		<u> </u>			
	ASE <u>5</u> ADDR_USE	R_Ram	000-3ff	0	TODO
CVP_MDIO_DIS		Bool	t/f	f	TODO
DFT_BROADCA	ASTO_EN_1	Bool	t/f	f	TODO
FORCE_MDIO_	DI S - <u>5</u> CSR_CTRL_	1 Bool	t/f	f	TODO
POWED ISOLA	TION EN 1 DAT	'A Rool	t/f	f	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
AVMMADDRESS		0-9	GOUT	p	TODO
AVMMBYTEEN		0-1	GOUT	p	TODO
AVMMCLK			DCMUX	p	TODO

Table 13 – continued from previous page

Port Name	lable 13 – contini	Port bits	Route node type	Inverter	Documentation
AVMMCLK			GOUT	p	TODO
AVMMREAD			GOUT	p	TODO
AVMMREADDATA		0-15	GIN	i	TODO
AVMMRSTN			GOUT	р	TODO
AVMMWRITE			GOUT	р	TODO
AVMMWRITEDATA		0-15	GOUT	p	TODO
BISTDONEARCV	0-1		GIN	i	TODO
BISTDONEARPL			GIN	i	TODO
BISTDONEBRCV	0-1		GIN	i	TODO
BISTDONEBRPL			GIN	i	TODO
BISTENN			GOUT	p	TODO
BISTPASSRCV	0-1		GIN	i	TODO
BISTPASSRPL			GIN	i	TODO
BISTSCANENN			GOUT	p	TODO
BISTSCANIN			GOUT	p	TODO
BISTSCANOUTRCV	0-1		GIN	i	TODO
BISTSCANOUTRPL			GIN	i	TODO
BISTTESTENN			GOUT	p	TODO
CLRRXPATH			GIN	i	TODO
CORECLKIN			DCMUX	p	TODO
CORECLKIN			GOUT	p	TODO
CORECLKOUT			GIN	i	TODO
CORECRST			GOUT	p	TODO
COREPOR			GOUT	p	TODO
CORERST			GOUT	p	TODO
CORESRST			GOUT	p	TODO
CPLERR		0-6	GOUT	p	TODO
CPLERRFUNC		0-2	GOUT	p	TODO
CPLPENDING		0-7	GOUT	p	TODO
DBGPIPEX1RX		0-14	GOUT	p	TODO
DERRCOREXTRCV	0-1		GIN	i	TODO
DERRCOREXTRPL			GIN	i	TODO
DERRRPL			GIN	i	TODO
DLCOMCLKREG			GOUT	p	TODO
DLCTRLLINK2		0-12	GOUT	p	TODO
DLCURRENTSPEED		0-1	GIN	i	TODO
DLLTSSM		0-4	GIN	i	TODO
DLUPEXIT			GIN	i	TODO
DLVCCTRL		0-7	GOUT	p	TODO
DPRIOREFCLKDIG			DCMUX	p	TODO
DPRIOREFCLKDIG			GOUT	p	TODO
EV128NS			GIN	i	TODO
EVIUS			GIN	i	TODO
FLRRESET		0-7	GOUT	p	TODO
FLRSTS		0-7	GIN	i	TODO
HIPEXTRACLKIN		0-1	DCMUX	p	TODO
HIPEXTRACLKIN		0-1	GOUT	p	TODO
					TODO
HIPEXTRACLKOUT		0-1	GIN	i	LIODO

Table 13 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
HIPEXTRAOUT		0-29	GIN	i	TODO
HIPPARTIALRECONFIGN			GOUT	p	TODO
HOTRSTEXIT			GIN	i	TODO
INTERFACESEL			GOUT	p	TODO
INTSTATUS		0-3	GIN	i	TODO
L2EXIT			GIN	i	TODO
LANEACT		0-3	GIN	i	TODO
LMIACK			GIN	i	TODO
LMIADDR		0-14	GOUT	p	TODO
LMIDIN		0-31	GOUT	p	TODO
LMIDOUT		0-31	GIN	i	TODO
LMIRDEN			GOUT	p	TODO
LMIWREN			GOUT	p	TODO
LTSSML0STATE			GIN	i	TODO
PCIERR		0-15	GOUT	p	TODO
PHYRST			GOUT	p	TODO
PHYSRST			GOUT	p	TODO
PLDCLK			DCMUX	p	TODO
PLDCLK			GOUT	p	TODO
PLDCLKINUSE			GIN	i	TODO
PLDCLRHIPN			GOUT	p	TODO
PLDCLRPCSHIPN			GOUT	p	TODO
PLDCLRPMAPCSHIPN			GOUT	p	TODO
PLDCOREREADY			GOUT	p	TODO
PLDPERSTN			GOUT	p	TODO
PLDRST			GOUT	p	TODO
PLDSRST			GOUT	p	TODO
PMODE		0-1	GOUT	p	TODO
R2CERREXT			GIN	i	TODO
RESETSTATUS			GIN	i	TODO
RXBARDECFUNCNUMVC0		0-2	GIN	i	TODO
RXBARDECVC0		0-7	GIN	i	TODO
RXBEVC0	0-1	0-7	GIN	i	TODO
RXDATAVC0	0-1	0-63	GIN	i	TODO
RXEOPVC0	0-1		GIN	i	TODO
RXERRVC0			GIN	i	TODO
RXFIFOEMPTYVC0			GIN	i	TODO
RXFIFOFULLVC0			GIN	i	TODO
RXFIFORDPVC0		0-3	GIN	i	TODO
RXFIFOWRPVC0		0-3	GIN	i	TODO
RXMASKVC0			GOUT	p	TODO
RXREADYVC0			GOUT	p	TODO
RXSOPVC0	0-1		GIN	i	TODO
RXVALIDVC0			GIN	i	TODO
SCANENN			GOUT	p	TODO
SCANMODEN			GOUT	p	TODO
SERROUT			GIN	i	TODO
SERSHIFTLOAD			GOUT	p	TODO
SUCCESSFULSPEEDNEGOTIATIONINT			GIN	i	TODO
	1	l .		1!	ies on nevt nage

Table 13 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
SWDNIN		0-2	GOUT	p	TODO
SWDNWAKE			GIN	i	TODO
SWUPHOTRST			GIN	i	TODO
SWUPIN		0-6	GOUT	p	TODO
TESTINHIP		0-39	GOUT	p	TODO
TESTOUTHIP		0-63	GIN	i	TODO
TLAERMSINUM		0-4	GOUT	p	TODO
TLAPPINTAACK			GIN	i	TODO
TLAPPINTAFUNCNUM		0-2	GOUT	p	TODO
TLAPPINTASTS			GOUT	p	TODO
TLAPPINTBACK			GIN	i	TODO
TLAPPINTBFUNCNUM		0-2	GOUT	р	TODO
TLAPPINTBSTS			GOUT	p	TODO
TLAPPINTCACK			GIN	i	TODO
TLAPPINTCFUNCNUM		0-2	GOUT	p	TODO
TLAPPINTCSTS			GOUT	p	TODO
TLAPPINTDACK			GIN	i	TODO
TLAPPINTDFUNCNUM		0-2	GOUT	р	TODO
TLAPPINTDSTS			GOUT	p	TODO
TLAPPMSIACK			GIN	i	TODO
TLAPPMSIFUNC		0-2	GOUT	р	TODO
TLAPPMSINUM		0-4	GOUT	p	TODO
TLAPPMSIREQ			GOUT	p	TODO
TLAPPMSITC		0-2	GOUT	p	TODO
TLCFGADD		0-6	GIN	i	TODO
TLCFGCTL		0-31	GIN	i	TODO
TLCFGCTLWR			GIN	i	TODO
TLCFGSTS		0-122	GIN	i	TODO
TLCFGSTSWR		-	GIN	i	TODO
TLHPGCTRLER		0-4	GOUT	p	TODO
TLPEXMSINUM		0-4	GOUT	p	TODO
TLPMAUXPWR			GOUT	p	TODO
TLPMDATA		0-9	GOUT	p	TODO
TLPMETOCR			GOUT	p	TODO
TLPMETOSR			GIN	i	TODO
TLPMEVENT			GOUT	p	TODO
TLPMEVENTFUNC		0-2	GOUT	p	TODO
TLSLOTCLKCFG			GOUT	p	TODO
TXCREDDATAFCCP		0-11	GIN	i	TODO
TXCREDDATAFCNP		0-11	GIN	i	TODO
TXCREDDATAFCP		0-11	GIN	i	TODO
TXCREDFCHIPCONS		0-5	GIN	i	TODO
TXCREDFCINFINITE		0-5	GIN	i	TODO
TXCREDHDRFCCP		0-7	GIN	i	TODO
TXCREDHDRFCNP		0-7	GIN	i	TODO
TXCREDHDRFCP		0-7	GIN	i	TODO
TXCREDVC0		0-35	GIN	i	TODO
TXDATAVC0	0-1	0-63	GOUT	p	TODO
TXEOPVC0	0-1	0 03	GOUT	p	TODO
171201 100	U-1		3001		les on nevt nage

Table 13 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
TXERRVC0			GOUT	p	TODO
TXFIFOEMPTYVC0			GIN	i	TODO
TXFIFOFULLVC0			GIN	i	TODO
TXFIFORDPVC0		0-3	GIN	i	TODO
TXFIFOWRPVC0		0-3	GIN	i	TODO
TXREADYVC0			GIN	i	TODO
TXSOPVC0	0-1		GOUT	p	TODO
TXVALIDVC0			GOUT	p	TODO
WAKEOEN			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	D
EIDLEINFERSEL	0-3	0-2	>	HSSI:SMRT_PACK_HIP_EIDLE_INFER_SEL	T
FREFCLK	0-3		<	HSSI:SMRT_PACK_HIP_FREF_CLK	T
FREFCLK	4		<	HSSI:SMRT_PACK_HIP_FREF_CLK2	T
PCLKCH	0-1		<	HSSI:SMRT_PACK_HIP_PCLK_C	T
PHYSTATUS	0-3		<	HSSI:SMRT_PACK_HIP_PHYSTATUS	T
PLLFIXEDCLK	0-1		<	HSSI:SMRT_PACK_HIP_PLL_FIXED_CLK_C	Т
POWERDOWN	0-3	0-1	>	HSSI:SMRT_PACK_HIP_POWERDOWN	T
RATE	0-3		>	HSSI:SMRT_PACK_HIP_RATE	T
RATE	4		>	HSSI:SMRT_PACK_HIP_RATE2	T
RXDATA	0-3	0-7	<	HSSI:SMRT_PACK_HIP_RX_DATA	T
RXDATAK	0-3		<	HSSI:SMRT_PACK_HIP_RX_DATAK	Т
RXELECIDLE	0-3		<	HSSI:SMRT_PACK_HIP_RXELECIDLE	Т
RXFREQLOCKED	0-3		<	HSSI:SMRT_PACK_HIP_RXFREQLOCKED	Т
RXFREQTXCMUPLLLOCK	0-3		<	HSSI:SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK	Т
RXFREQTXCMUPLLLOCK	4		<	HSSI:SMRT_PACK_HIP_RX_FREQ_TX_CMU_PLL_LOCK2	Т
RXPCSRSTN	4		>	HSSI:SMRT_PACK_HIP_RX_PCS_RST2_N	Т
RXPCSRSTN	0-3		>	HSSI:SMRT_PACK_HIP_RX_PCS_RST_N	Т
RXPLLPHASELOCK	0-3		<	HSSI:SMRT_PACK_HIP_RX_PLL_PHASE_LOCK	Т
RXPLLPHASELOCK	4		<	HSSI:SMRT_PACK_HIP_RX_PLL_PHASE_LOCK2	T
RXPMARSTB	4		>	HSSI:SMRT_PACK_HIP_RX_PMA_RST2B	Т
RXPMARSTB	0-3		>	HSSI:SMRT_PACK_HIP_RX_PMA_RSTB	Т
RXPOLARITY	0-3		>	HSSI:SMRT_PACK_HIP_RXPOLARITY	Т
RXSTATUS	0-3	0-2	<	HSSI:SMRT_PACK_HIP_RXSTATUS	Т
RXVALID	0-3		<	HSSI:SMRT_PACK_HIP_RXVALID	Т
TXCOMPL	0-3		>	HSSI:SMRT_PACK_HIP_TXCOMPL	Т
TXDATA	0-3	0-7	>	HSSI:SMRT_PACK_HIP_TXDATA	Т
TXDATAK	0-3		>	HSSI:SMRT_PACK_HIP_TXDATAK	Т
TXDEEMPH	0-3		>	HSSI:SMRT_PACK_HIP_TX_DEEMPH	Т
TXDETECTRX	0-3		>	HSSI:SMRT_PACK_HIP_TXDETECTRX	Т
TXELECIDLE	0-3		>	HSSI:SMRT_PACK_HIP_TXELECIDLE	T
TXMARGIN	0-3	0-2	>	HSSI:SMRT_PACK_HIP_TX_MARGIN	Т
TXPCSRSTN	4		>	HSSI:SMRT_PACK_HIP_TX_PCS_RST2_N	Т
TXPCSRSTN	0-3		>	HSSI:SMRT_PACK_HIP_TX_PCS_RST_N	Т
TXSWING	0-3		>	HSSI:SMRT_PACK_HIP_TX_SWING	Т

2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT	Num	. 2	3	TODO
		• 3		
		• 12 • 24		
		• 40		
		• 48		
		• 72		
		• 80		
		• 96		
		7 90		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DE-	Bool	t/f	f	TODO
LAY_CHAIN_GLITO	CHCTRL_EN			
DE-	Mux	. 1-:47	static	TODO
LAY_CONTROL		• bit7		
		• static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux		VSS	TODO
DEE_II VI O I	IVIUX	• vss	733	1020
		• sd_pll0		
		• sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
DLL_RD_PD	Ram	0-7	0	TODO
JIT-	Bool	t/f	t	TODO
TER_COUNTER_EN	1			
JIT-	Bool	t/f	t	TODO
TER_REDUCE_EN				
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETT		00-7f	0	TODO
UPDNEN_EN	Bool	t/f	t	TODO
UPNDNIN	Mux	• bit4	core	TODO
		• core		
UPNDNIN_EN	Bool	t/f	t	TODO
UPND-	Bool	t/f	t	TODO
NIN_INVERT_EN				
UPND-	Bool	t/f	t	TODO
NIN_INV_EN				
UPWNDCORE	Mux	1	upndn	TODO
		• upndn		
		• updnen		
		up_ndnrefclk		
		• reicik		
USE_ALOAD	Bool	t/f	t	TODO
OSE_ALOAD	וטטטו	U I	ι	וטטט

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ASYNCH_LOAD		0	GOUT	p	TODO
DELAY_CTRL_OUT		0-6	GIN	i	TODO
LOCKED			GIN	i	TODO
UPNDN_IN			GOUT	p	TODO
UPNDN_IN_CLK_ENA			GOUT	p	TODO
UPNDN_OUT			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLOCK			<	FPLL:PLLDOUT0	TODO
DELAY_CTRL_OUT		0-6	>	DQS16:DELAY_CTRL_IN	TODO
DELAY_CTRL_OUT		0-6	>	LVL:CTL_DLL	TODO
DQS_UPDATE			>	DQS16:DQS_UPDATE_ENA	TODO

2.3.15 **SERPAR**

Unclear yet.

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	disabledblock_0block_1block_2block_3	disabled	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
S2PLOAD			GOUT	p	TODO
SCANCLK			DCMUX	p	TODO
SCANENABLE			GOUT	p	TODO

2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

Name	nstance	Туре	Values	Default	Documenta- tion
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY		Ram	0-3	0	TODO
FBOUT0_DELAY_I	PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY		Ram	0-3	0	TODO
FBOUT1_DELAY_I	PWR_SVG_EN	Bool	t/f	t	TODO
PHY-		Bool	t/f	f	TODO
CLK_GATING_DIS	S				
PHYCLK_SEL		Ram	0-3	0	TODO
PHY-		Bool	t/f	f	TODO
CLK_SEL_INV_EN	J				
CLK_DELAY 0)-3	Ram	0-3	0	TODO
CLK_DELAY_PW	R-3SVG_EN	Bool	t/f	f	TODO
CLK_GATING_DIS	9-3	Bool	t/f	f	TODO
CORE_INV_EN 0)-3	Bool	t/f	f	TODO
DE-)-3	Mux	• core	core	TODO
LAY_CLK_SEL			• pll		
PLL_SEL 0)-3	Num	• 1-3	1	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CTL_DLL	1-2	0-6	<	DLL:DELAY_CTRL_OUT	TODO
FFPLL_CLK	1-2	0-3	<	CBUF:CLOCK_OUT	TODO
FFPLL_CLK	1-2	0-3	<	CBUF:LVDS_CLKA	TODO
FFPLL_CLK	1-2	0-3	<	CBUF:LVDS_CLKB	TODO
LDC_CLKOUT	0	0	>	DQS16:DQS_2X_CLK_X	TODO
LDC_CLKOUT	1	0-3	>	DQS16:DQS_CLK_X	TODO
LDC_CLKOUT	2	0	>	DQS16:DQ_CLK_X	TODO
LDC_CLKOUT	3	0	>	DQS16:SEQ_HR_CLK_X	TODO
PLL_ADDR_CMD_CLK			>	HMC:PLLADDRCMDCLK	TODO
PLL_AFI_CLK			>	HMC:PLLAFICLK	TODO
PLL_AVL_CLK			>	HMC:PLLAVLCLK	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CORE_DQCLK			DCMUX	p	TODO
CORE_DQS2XCLK			DCMUX	p	TODO
CORE_DQSCLK			DCMUX	p	TODO
CORE_HRCLK			DCMUX	p	TODO

2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux		disabled	TODO
		• disabled		
		• rs_12_15v • rs_18_30v		
		18_18_30V		
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR_INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	1	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux		disabled	TODO
		• disabled		
		• rsadjust_10		
		• rsadjust_6p5		
		• rsadjust_3		
		• rsadjust_m3		
		• rsadjust_m6		
		• rsadjust_m9		
		• rsadjust_m12		
DCHIET DDOWN D	1001	4/6	f	TODO
RSHIFT_RDOWN_D RSHIFT RUP DIS	Bool	t/f t/f	f	TODO
RSMULT_VAL	Mux	U1	rsmult_1	TODO
KSMULI_VAL	IVIUX	 disabled 	ISIIIuIt_1	1000
		• rsmult_1		
		• rsmult_2		
		• rsmult_3		
		• rsmult_4		
		• rsmult_5		
		• rsmult_6		
		• rsmult_7		
		• rsmult_10		
RTADJUST_VAL	Mux	 disabled 	disabled	TODO
		• rtadjust_2p5v		
		• rtad-		
		just_1p5_1p8v		
		Just_1pt_1pt.		
RTMULT_VAL	Mux		rtmult_1	TODO
_		• disabled	_	
		• rtmult_1		
		• rtmult_2		
		• rtmult_3		
		• rtmult_4		
		• rtmult_5		
		• rtmult_6		
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_1_EN	Bool	t/f	f	TODO
TEST_4_EN	Bool	t/f	f	TODO
TEST_5_EN	Bool	t/f	f	TODO
		t/f	f	TODO
USER_OCT_INV 2.3 _{RE} Peripheral logi	c blocks		vref_m	TODO 89
		• vref_m	_	
		• vref_l		
		• vref_h		

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLKENUSR			GOUT	p	TODO
CLKUSR			DCMUX	p	TODO
CLKUSRDFTOUT			GIN	i	TODO
COMPOUTRDN			GIN	i	TODO
COMPOUTRUP			GIN	i	TODO
ENSERUSR			GOUT	p	TODO
NCLRUSR			GOUT	p	TODO
SCANCLK			DCMUX	p	TODO
SCANEN			GOUT	p	TODO
SCANIN			GOUT	p	TODO
SCANOUT			GIN	i	TODO
SERDATAFROMCORE			GOUT	p	TODO
SERDATATOCORE			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
RZQIN			<	GPIO:COMBOUT	TODO

2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

Name	Instance	Туре	Values	Default	Documenta-
					tion
FPLL_DRV_EN		Bool	t/f		TODO
FPLL_REFCLK_	SEL_IQ_TX_RX_0	TI MK ux		pd	TODO
			•		
			iq_tx_rx_cl	k0	
			•	1 1	
			iq_tx_rx_cl	K1	
			iq_tx_rx_cl	k2	
			•		
			iq_tx_rx_cl	k3	
			iq_tx_rx_cl	 k4	
			•		
			iq_tx_rx_cl	k5	
			• pd		
FPLL_SEL_IQ_T	X_RX_CLK	Mux		pd	TODO
			ia ty ey al	1,0	
			iq_tx_rx_cl	KU	
			iq_tx_rx_cl	 k1	
			•		
			iq_tx_rx_cl	k2	
			• pd		

Table 15 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
FPLL_SEL_REF	IQCLK	Mux	• ffpll_top • ref_iqclk0 • ref_iqclk1 • ref_iqclk2 • ref_iqclk3 • ffpll_bot • pd	pd	TODO
FPLL_SEL_RX_	IQCLK	Mux	rx_iqclk0rx_iqclk1rx_iqclk2rx_iqclk3pd	pd	TODO
HCLK_TOP_OU	T_DRIVER	Mux	• tristate • up_en • down_en		TODO
SEG- MENTED_0_UP		Mux	• other_segm • pd_1 • ch0_txpll		TODO
X6_DRIVER_EN		Bool	t/f	f	TODO
AUTO_NEGOTI		Bool	t/f	f	TODO
CDR_PLL_ATB	0-2	Ram	0-f	0	TODO

Table 15 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Hamo	motarioo	1,700	Valado	Boladit	tion
CDD DII DDDI	©₽ K0_OFFSET	Mux		delta_0	TODO
CDK_FLL_DDFL	J_W-EKU_OFFSE1	IVIUX	• dalta O	dena_0	1000
			• delta_0		
			11, 116		
			delta_1_lef		
			•		
			delta_2_left		
			•		
			delta_3_left	i I	
			•		
			delta_4_lef	i 	
			•		
			delta_5_left	i 	
			•		
			delta_6_lef	i 	
			11. 716		
			delta_7_lef		
			1.1. 1		
			delta_1_rig	nt 	
			•		
			delta_2_rig	ht 	
			•		
			delta_3_rig	ht	
			•		
			delta_4_rig	ht	
			•		
			delta_5_rig	ht	
			•		
			delta_6_rig	ht	
			•		
			delta_7_rig	ht	

Table 15 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Tanio	motarioo	1,700	Valado	Boladit	tion
CDD DII BBDI		TMuv		delta_0	TODO
CDK_I LL_DDI I	J_W-EK160_OITSE	I WIUX	• delta_0	delta_0	1000
			• ucita_0		
			dalta 1 lafe		
			delta_1_left		
			dalta 2 lafe		
			delta_2_left		
			delta_3_left		
			uena_5_ien		
			delta_4_left		
			ucita_4_icit		
			delta_5_left		
			• delta_3_len		
			delta_6_left		
			• ucita_0_icit		
			delta_7_left		
			• delta_/_len		
			delta_1_rig	ht	
			• ucita_i_iig.		
			delta_2_rig	ht.	
			• ucita_z_rig.		
			delta_3_rig	ht	
			• delta_3_11g.		
			delta_4_rig	ht	
			• ucita_+_rig.		
			delta_5_rig	ht	
			• ucita_5_11g.	111	
			delta_6_rig	 ht	
			• ucita_0_11g.	111	
			delta_7_rig	 ht	
			dc1tu_/_11g.		
I				l .	

Table 15 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
INATIC	mstarice	Турс	Values	Delault	tion
CDD DII DDDI		TMuv		delta_0	TODO
CDK_FLL_BBF1	J_W-ERZ/O_OITSE	1 Mux	• delta_0	della_0	1000
			della_0		
			delta_1_lef		
			• detta_1_ter		
			delta_2_lef		
			•		
			delta_3_lef	t t	
			•		
			delta_4_left	ţ	
			•		
			delta_5_lef	ŧ	
			•		
			delta_6_left	t 1	
			•		
			delta_7_left	t	
			4.14 1	1.4	
			delta_1_rig	[][
			delta_2_rig	ht	
			delta_2_11g		
			delta_3_rig	 ht	
			• •		
			delta_4_rig	ht	
			•		
			delta_5_rig	ht	
			• 5		
			delta_6_rig	ht	
			•		
			delta_7_rig	ht	

Table 15 – continued from previous page

Nama			Volues		Dooumonto
Name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_BBPD	_©2 K90_OFFSET	Mux		delta_0	TODO
			• delta_0		
			•		
			delta_1_left		
			•		
			delta_2_left		
			•		
			delta_3_left		
			•		
			delta_4_left		
			•		
			delta_5_left		
			•		
			delta_6_left		
			•		
			delta_7_left		
			delta_/_left		
			dolta 1 rigi	a.t	
			delta_1_rigl	11	
			1.1(. 0		
			delta_2_rigi	nt	
			•		
			delta_3_rigi	nt	
			•		
			delta_4_rigi	nt	
			•		
			delta_5_rigl	nt	
			•		
			delta_6_rigl	nt	
			•		
			delta_7_rigl	nt	
CDR_PLL_BBPD	SH2L	Mux		normal	TODO
			 normal 		
			• testmux		
CDR_PLL_CGB	(II-IK EN	Bool	t/f	f	TODO
CDR_PLL_CLOG		Bool	t/f	f	TODO
	NTDE2R_PD_CLK_D		t/f	f	TODO
			U1		
CDK_PLL_CPUN	M₽_£CURRENT_TE	SIMINX		normal	TODO
			• normal		
			• disable		
			• test_down		
			test_up		
	GO-2A_BYPASS_EN		t/f	f	TODO
CDR_PLL_DIAG	_ R - E V_LOOPBACI	KBool	t/f	f	TODO
CDR_PLL_FAST	_1002CK_MODE_E	NBool	t/f	t	TODO

Table 15 – continued from previous page

Name				•	Dooumonto
name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_FB_S	SED-2	Mux		vco_clk	TODO
			 vco_clk 		
			• exter-		
			nal_clk		
			_		
CDR PLL FREE	P_DP2M_DIV2_EN	Bool	t/f	f	TODO
	N_ODETECTION_E		t/f	f	TODO
	RŒ2PHASELOCK		t/f	f	TODO
	HUF2T_POWER_TA		0-3	1	TODO
CDR_PLL_L_CO		Num		1	TODO
CDK_I LL_L_CC	CONZILIK	TAUIII	• 1-2	1	TODO
			• 4		
			• 8		
CDD Division	O MO GENERA			20	707.0
CDR_PLL_M_C	O W ₹TER	Num		20	TODO
			• 0		
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
CDD DLL ON	0.2	D = -1	A/C	£	TODO
CDR_PLL_ON	0-2	Bool	t/f	f	TODO
CDR_PLL_PCIE	LKKEQ_MHZ	Num	100	100	TODO
			• 100		
			• 125		
CDR_PLL_PD_C	POPMP_CURRENT	_NAm		5	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_I	COLINTED	Num		1	TODO
CDK_FLL_FD_L	_UWUNIEK	INUIII	• 1-2	1	1000
			1		
			• 4		
			• 8		

Table 15 – continued from previous page

Name Instance	Туре	Values	Default	Documenta-
				tion
CDR_PLL_PFD_CP42MP_CURRE	ENTNUA		20	TODO
		• 5		
		• 10		
		• 20		
		• 30		
		• 40		
		• 50		
		• 60		
		• 80		
		• 100		
		• 120		
CDD DIT DEE COM DIT	N		1	TODO
CDR_PLL_REF_C0A2_DIV	Num		1	TODO
		• 1-2		
		• 4		
		• 8		
CDD DI L DECUMONICO DISC	CIT. M			TOD O
CDR_PLL_REGUI0A2TOR_INC_P	CI Mux		p5	TODO
		• p0		
		• p5		
		• p10		
		• p15		
		• p20		
		• p25		
		• disabled		
CDR_PLL_REPLIOA_BIAS_DIS	Bool	t/f	f	TODO
CDR_PLL_RESER0/E_LOOPBAC		t/f	f	TODO
CDR_PLL_RIPPL_@AP_CTRL_E		t/f	f	TODO
CDR_PLL_RXPLI0-2D_BW_CTR	L Num		300	TODO
		• 170		
		• 240		
		• 300		
		• 600		
CDR_PLL_RXPLL0_2FD_BW_CT	RL Num		3200	TODO
		• 1600		
		• 3200		
		• 4800		
		• 6400		
CDR_PLL_TXPLL0_HCLK_DRIV		t/f	f	TODO
CDR_PLL_VCO_AUTO_RESET_		t/f	t	TODO
CDR_PLL_VCO_OVERANGE_R		0-3	2	TODO
CDR_PLL_VLOCKO_MONITOR	Mux		mon_clk	TODO
		• mon_clk		
		• mon_data		
CVP_EN 0-2	Bool	t/f	f	TODO

Table 15 – continued from previous page

Name Ins	stance	Туре	Values	Default	Documenta- tion
DPRIO_REG_PLD0#2	MA IF BADD	RR am	000-7ff		TODO
FORCE_MDIO_DIG-2		Bool	t/f	f	TODO
HCLK_PCS_DRIVER		Bool	t/f	f	TODO
INT_EARLY_EIQS)_S		Mux	U1	pcs	TODO
INT_B/ INDT_BIVES_S		Mux	pcscore	pes	1000
INT_FFCLK_EN 0-2	2	Bool	t/f	f	TODO
INT_LTR_SEL 0-2		Mux		pcs	TODO
			pcscore	r	
INT_PCIE_SWITCO+2	2SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECTRX2	2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_IDI-P	E_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH20SI	EL	Mux	 ffpll_top ffpll_bot ref_clk0 ref_clk1 ref_clk2 ref_clk3 rx_clk0 rx_clk1 rx_clk1 rx_clk2 rx_clk3 pd_pma 	pd_pma	TODO

Table 15 – continued from previous page

		ole 15 – continue			
Name	Instance	Туре	Values	Default	Documenta- tion
IQ_TX_RX_CLF	A-B SEL	Mux		tristate	TODO
<u> </u>			•		
			a_pma_rx_1	b pma rx	
			•		
			a_pcs_rx_b	_pcs_rx	
			•		
			a_pma_tx_l	_pma_rx	
			•		
			a_pcs_tx_b	_pcs_tx	
			•		
			a_tri_b_pcs	_rx	
			•		
			a_tri_b_pcs	Ltx	
			0 700 41 1	tui	
			a_pcs_tx_b • tristate	_u1 	
			• tristate		
IQ_TX_RX_TO	CPL2FR	Mux		pd	TODO
IQ_IX_KX_IO_	_CDF_21*D	With	• clk0	pu	TODO
			• clk1		
			• clk2		
			• pd		
			P.G		
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux		tristate	TODO
			•		
			a_pma_rx_1	b_pma_rx	
			•		
			a_pcs_rx_b	_pcs_rx	
			•		
			a_pma_tx_l	pma_rx	
			• 1.		
			a_pcs_tx_b	_pcs_tx	
			• a tri h nes	rv	
			a_tri_b_pcs	1 A	
			a_tri_b_pcs	tx	
			a_u1_0_pcs		
			a_pcs_tx_b	tri	
			• tristate		
RX_BIT_SLIP_E	BYPASS_EN	Bool	t/f	t	TODO
RX_BUF_RX_A		Ram	0-f	0	TODO
RX_BUF_SD_3I		Bool	t/f	f	TODO
	DRCLK_TO_CGB_		t/f	f	TODO
	IA G <u>2</u> LOOPBACK	Bool	t/f	f	TODO
RX_BUF_SD_E		Bool	t/f	f	TODO
RX_BUF_SD_H	ALOF2BW_EN	Bool	t/f	f	TODO

Table 15 – continued from previous page

Name	Instance	Type	tinued from previous Values	Default	Documenta-
		''			tion
RX_BUF_SD_0	OFFO-2	Mux		divrx_2	TODO
			• divrx_1		
			• divrx_2		
			• divrx_3		
			• divrx_4		
			• divrx_5		
			• divrx_6		
			• divrx_7		
			• divrx_8		
			• divrx_9		
			• divrx_10		
			• divrx_11		
			• divrx_12		
			• divrx_13		
			• divrx_14	+	
			• re-	off 1	
			served_o • re-)11_1	
			served_o	off 2	
			serveu_o)11_L	
			off_on_t:	x_divrx_1	
			off_on_t	x_divrx_2	
			off_on_t	x_divrx_3	
			off_on_t	x_divrx_4	
			off_on_t	x_divrx_5	
			off_on_t	x_divrx_6	
			off_on_t	x_divrx_7	
			off_on_t	x_divrx_8	
			off_on_t:	x_divrx_9	
			off_on_t	x_divrx_10	
			off_on_t:	x_divrx_11	
			off_on_t	x_divrx_12	
			off_on_t	x_divrx_13	
			off_on_t	x_divrx_14	
1					

Table 15 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
RX_BUF_SD_ON	N 0-2	Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • reserved_on_ • force_on		TODO
RX_BUF_SD_RX	K_OA©GAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX		Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
	K_@ELK_DIV2_EN	Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	RM2_SEL	Mux	 external r150ohm r120ohm r100ohm r85ohm 	r100ohm	TODO

Table 15 – continued from previous page

		ole 15 – continue			
Name	Instance	Туре	Values	Default	Documenta-
					tion
RX_BUF_SD_THRESHOLD_MV		Num		30	TODO
			• 15		
			• 20		
			• 25		
			• 30		
			• 35		
			• 40		
			• 45		
			• 50		
DV DUE CD V		3.6		0.00	TODO
RX_BUF_SD_V	INJ <u>-</u> SEL	Mux		v0p80	TODO
			• tristated1		
			• tristated2		
			• tristated3		
			• tristated4		
			• v0p35		
			• v0p50		
			• v0p55		
			• v0p60		
			• v0p65		
			• v0p70		
			• v0p75		
			• v0p80		
			ropoo		
			pull_down_	strong	
			•		
			pull_down_	weak	
			•		
			pull_up_str	ong	
			• - 1-		
			pull_up_we	ak	
			pan_up_wc	uix 	
RX_BUF_SX_PI)B)-EN	Bool	t/f	f	TODO
	CURRENT_ADD	Ram	0-3	1	TODO
RX_DESER_CL		Mux	0-3		TODO
KA_DESEK_CL	L WEL	IVIUA	A or co1	or_cal	1000
			• or_cal		
			• lc		
			• pld		
RX_DESER_RE	VERSE_LOOPBAC	KMux		rx	TODO
			• rx		
			• cdr		
RX_EN	0-2	Bool	t/f	f	TODO
RX_MODE_BIT		Num	W.1	8	TODO
KA_MODE_DIT	y 0-2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	• 8	0	1000
			• 10		
			• 16		
			• 20		
	I.	I.	L		les on nevt nage

Table 15 – continued from previous page

Name	Instance	Туре	d from previous pa	Default	Documenta-
					tion
RX_SDCLK_EN		Bool	t/f	f	TODO
RX_VCO_BYPAS	SS0-2	Mux	clklowfrefnormalnormal_dont_c	normal are	TODO
TX_BUF_CML_F	EN9-2	Bool	t/f	f	TODO
	ON_MODE_DRIV		• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80	v0p65	TODO
TX_BUF_DFT_S		Mux	vod_en_lsb vod_en_msi pol_en disabled pre_en_po2		TODO
TX_BUF_DRIVE	ROBESOLUTION_	CMTRAL	 combination disabled off-set_main off-set_po1 	offset_main	TODO
TX_BUF_EN	0-2	Bool	t/f	f	TODO

Table 15 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
TX_BUF_FIR_0	COBF2_SEL	Mux		ram	TODO
			• ram		
			 dynamic 		
TX_BUF_LOCA	AL_OHB_CTL	Mux		r29ohm	TODO
			• r49ohm		
			• r29ohm		
			• r42ohm		
			• r22ohm		
TX_BUF_LST_	АТ В -2	Ram	0-f	0	TODO
TX_BUF_RX_I		Ram	0-f	0	TODO
TX_BUF_RX_I		Bool	t/f	f	TODO
	V_R)A2TE_CTRL	Num		30	TODO
	_		• 15		
			• 30		
			• 50		
			• 90		
			• 160		
THE PLUE CHAP	IC TO COT DIG	7	10		mon o
	NG_BOOST_DIS	Bool	t/f	f	TODO
TX_BUF_TERM	MISEL	Mux	150.1	r100ohm	TODO
			• r150ohm		
			• r120ohm • r100ohm		
			• r85ohm		
			• external		
			CATCHIAI		
	_CURRENT_ADD	Ram	0-3	1	TODO
TX_BUF_VOD		Bool	t/f	f	TODO
	_\$ W 0 <u>-</u> 21ST_POST_T <i>A</i>		00-1f	0	TODO
	_\$WJ <u>-2</u> MAIN_TAP	Ram	00-3f	0	TODO
TX_CGB_CLK	_M0F2E	Mux		disable	TODO
			• disable		
			• en-		
			able_mute		
			• en-		
			able_mute_	master_channel	
TX_CGB_COU	NTER_RESET_EN	Bool	t/f	f	TODO
TX_CGB_ENA	BL D -2	Bool	t/f	f	TODO
	F_VICEO_BYPASS	Bool	t/f	f	TODO
	Z_P O WER_DOWN	Bool	t/f	f	TODO
TX_CGB_PCIE	_RBSET	Mux		normal	TODO
	1	1	normal		
			• pcie		

Table 15 – continued from previous page

Mama				•	Dearmerate
Name	Instance	Туре	Values	Default	Documenta- tion
TX_CGB_RX_IC		Mux	cgb_x1_m_ rx_output tristate	tristate div	TODO
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_t same_ch_tx hf- clk_xn_up hf- clk_cn1_x6 hf- clk_xn_dn hf- clk_ch1_x6	ented spll s_dn	TODO
TX_CGB_X1_DI	V <u>O</u> M_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L ©© K_SOURCE_S	FMux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_	cgb_x1_m_div	TODO

Table 15 – continued from previous page

Name	Instance	Туре	trom previous pa	Default	Documenta-
Ivallie	instance	туре	values	Delault	
TX_MODE_BIT\$	102	Num		8	tion TODO
IX_MODE_BIIS	0-2	Num	. 0	8	1000
			• 8		
			• 10		
			• 16 • 20		
			• 80		
			• 80		
TX_SER_CLK_D	OIV-2X DESKEW	Ram	0-f	0	TODO
TX_SER_DUTY_		Ram	0-7	3	TODO
	D)-DATA_MODE_		t/f	f	TODO
TX_SER_POST_		Bool	t/f	f	TODO
TX_VREF_ES_T		Mux		vref_12r_ov_20r	TODO
171_ , 13D1 _D5_11		1.10/1	•	.101_121_01_201	1020
			vref_10r_ov	7 18r	
			•		
			vref_11r_ov	, 19r	
			•		
			vref_12r_ov	20r	
			•		
			vref_13r_ov	21r	
			•		
			vref_14r_ov	22r	
				_	
REF_IQCLK_BU	F <u>O</u> EN	Bool	t/f	f	TODO
RX_IQCLK_BUF	<u></u>	Bool	t/f	f	TODO
FF-	0-5	Mux		tristate	TODO
PLL_IQTXRXCL	K_DIRECTION		• tristate		
			• up		
			• down		
FF-	0-1	Mux			TODO
PLL_IQCLK_DIR	RECTION		• tristate		
			• up		
			• down		
CLK-		Bool	t/f	f	TODO
BUF_DIV2_EN					
CLK-		Bool	t/f	t	TODO
BUF_LVPECL_D	IS				
CLK-		Bool	t/f	t	TODO
BUF_TERM_DIS	<u> </u>				
CLK-		Mux		tristate	TODO
BUF_VCM_PUP			• tristate		
			• vcc		

Table 15 – continued from previous page

Name Instance	Туре	Values	Default	Documenta- tion
SEG- MENTED_0_DOWN_MUX_SEL	Mux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO
SEG- MENTED_1_DOWN_MUX_SEL	Mux	• fpllin • mux1 • ch0_txpll • pd_2	pd_2	TODO
SEG- MENTED_1_UP_MUX_SEL	Mux	• fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_b • ch1_txpll_t		TODO
XN_DN_SEL	Mux	 xn_dn x6_up x6_dn pd_xn_dn	pd_xn_dn	TODO
XN_UP_SEL	Mux	• xn_up • x6_up • x6_dn • pd_xn_up	pd_xn_up	TODO
CLK- BUF_DIV2_EN	Bool	t/f	f	TODO
CLK- BUF_LVPECL_DIS CLK-	Bool	t/f	t	TODO
BUF_TERM_DIS CLK- BUF_VCM_PUP	Mux	• tristate • vcc	tristate	TODO
SEG- MENTED_0_DOWN_MUX_SEL	Mux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO

Table 15 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
SEG- MENTED_1_DO	WN_MUX_SEL	Mux	ch1_txpll_b ch1_txpll_te fpllin mux2 ch0_txpll pd_2		TODO
SEG- MENTED_1_UP	_MUX_SEL	Mux	• fpllin • mux2 • pd_2 • ch2_txpll	ch2_txpll	TODO

2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

What triggers the bypass is unclear, but the default configuration is in bypass mode. When bypassed a direct connection is extablished between two pnodes with the same coordinates and only a different port type. The source ports DDIOPHYDQDIN are connected to IOINTDQDIN, routing the inputs to the chip, while the source ports IOINT* are connected to the corresponding PHYDDIO* ports.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta-
					tion
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux		chip_row_bank_c	olTODO
			•		
			chip_row_b	ank_col	
			•		
			chip_bank_	row_col	
			•		
			row_chip_b	ank_col	
ATTR_COUNTE		Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_S	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_0	CONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO

Table 16 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
INAITIE	instance	Туре	values	Delault	tion
A_CSR_LPDDR	DIS	Bool	t/f	f	TODO
	EGLOBALENABI		t/f	f	TODO
A_CSR_RESET_		Bool	t/f	f	TODO
A_CSR_WRAP_		Bool	t/f	f	TODO
CAL_REQ	BC_EIV	Bool	t/f	f	TODO
CFG_BURST_LF	NGTH	Num	W1	0	TODO
er o_beker_Er	3.011	Tun	• 0 • 2 • 4 • 8 • 16	C	robo
CFG_INTERFAC	E_WIDTH	Num	• 0 • 8 • 16 • 24 • 32 • 40	0	TODO
CFG_SELF_RFS	H_EXIT_CYCLES	Num	• 0 • 37 • 44 • 52 • 59 • 74 • 88 • 200 • 512	0	TODO
CFG_STARVE_L	IMIT	Ram	00-3f	0	TODO
CFG_TYPE		Mux	• ddr • ddr2 • ddr3 • lpddr • lpddr2	ddr	TODO
CLR_INTR		Bool	t/f	f	TODO
CTL_ECC_ENAI	BLED	Bool	t/f	f	TODO
CTL_ECC_RMW		Bool	t/f	f	TODO
CTL_REGDIMM		Bool	t/f	f	TODO
CTL_USR_REFR		Bool	t/f	f	TODO
DATA_WIDTH		Num	• 16 • 32 • 64	16	TODO
					oc on novt nago

Table 16 – continued from previous page

Default	Documenta-
	tion
f	TODO
0	TODO
0	TODO
f	TODO
0	TODO
f	TODO
f	TODO
0	TODO
f	TODO
f	TODO
f	TODO
0	TODO
f	TODO
f	TODO
	1020
0	TODO
0	TODO
	ТОВО
0	TODO
f	TODO
1	ТОВО
f	TODO
1	ТОВО
f	TODO
1	TODO
f	TODO
1	1000
f	TODO
1	1000
f	TODO
1	1000
f	TODO
1	TODO
£	TODO
f	TODO
£	TODO
f	TODO
	mor o
0	TODO
	mor s
0	TODO
_	0

Table 16 – continued from previous page

Nama			led from previou		Descripto
Name	Instance	Туре	Values	Default	Documenta-
					tion
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	ACT_TO_PCH				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	ACT_TO_RDWR				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	ARE PERIOD				
EX-	THU _I ERUOD	Ram	0-f	0	TODO
	ARF_TO_VALID	Kaiii	0-1	U	1000
EX-	ARI'_IO_VALID	D	0-f	0	TODO
	EOLID ACT TO	Ram	0-1	U	1000
	FOUR_ACT_TO_A				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	PCH_ALL_TO_VA	ALID			
EX-		Ram	0-f	0	TODO
TRA CTL CLK	PCH_TO_VALID				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	PDN PERIOD	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			1020
EX-	I DIV_I EKIOD	Ram	0-f	0	TODO
	DDM TO MALID	Kaiii	0-1	U	1000
	PDN_TO_VALID	D	0.6	0	TODO
EX-		Ram	0-f	0	TODO
	RD_AP_TO_VAL				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	RD_TO_PCH				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	RD TO RD				
EX-		Ram	0-f	0	TODO
	RD_TO_RD_DIFF				
EX-		Ram	0-f	0	TODO
	DD TO WD	Kaiii	0-1	0	TODO
TRA_CTL_CLK	KD_IO_WK	D.	0.6		TODO
EX-	DD	Ram	0-f	0	TODO
	RD_TO_WR_BC				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	RD_TO_WR_DIF	F_CHIP			
EX-		Ram	0-f	0	TODO
TRA_CTL CLK	SRF_TO_VALID				
EX-		Ram	0-f	0	TODO
	SRF_TO_ZQ_CAI			Ĭ	1020
EX-	J. I. J. Z. Z. CAI	Ram	0-f	0	TODO
	WR AP TO VAL		0-1	U	1000
	VV K_AF_IU_VAL		0.6		TODO
EX-	WD #0 5000	Ram	0-f	0	TODO
TRA_CTL_CLK	WR_TO_PCH				
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK	_WR_TO_RD				
EX-		Ram	0-f	0	TODO
TRA CTL CLK	WR_TO_RD_BC				
EX-		Ram	0-f	0	TODO
	WR_TO_RD_DIF				1020
EX-	+ · · · · · · · · · · · · · · · · · · ·	Ram	0-f	0	TODO
	WD TO WD	Kalli	0-1	U	1000
TRA_CTL_CLK	WK_10_WK				tinues on nevt nage

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK_V	VR TO WR DIF				
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO
IF_DQS_WIDTH		Num		0	TODO
(~			• 0-5		
INC_SYNC		Num	• 2-3	2	TODO
LO-		Num		0	TODO
CAL_IF_CS_WIDT	ГН	TVUIII	• 0-4		1000
MASK_CORR_DR	OPPED_INTR	Bool	t/f	f	TODO
MEM_AUTO_PD_		Ram	0000-ffff	0	TODO
MEM_CLK_ENTR		Ram	0-f	0	TODO
MEM_IF_AL		Num		0	TODO
			• 0-10		
MEM_IF_BANKA	DDR_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLADI	DR_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWAD	DR_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD		Num	• 0-4	0	TODO
MEM_IF_TCL		Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL		Num	• 0-8	0	TODO
MEM_IF_TFAW		Num	• 0-32	0	TODO
			1	1	

Table 16 – continued from previous page

Nome		ole 16 – continue	Values		Desuments
Name	Instance	Туре	values	Default	Documenta-
				_	tion
MEM_IF_TMRD		Num	_	0	TODO
			• 0		
			• 2		
			• 4		
MEM_IF_TRAS		Num		0	TODO
			• 0-29		
MEM_IF_TRC		Num		0	TODO
			• 0-40		
			0.10		
MEM_IF_TRCD		Num		0	TODO
MIEMI_II _ I KCD		Nulli	• 0-11	U	1000
			• 0-11		
			0000 100		mon o
MEM_IF_TREFI		Ram	0000-1fff	0	TODO
MEM_IF_TRFC		Ram	00-ff	0	TODO
MEM_IF_TRP		Num		0	TODO
			• 0		
			• 2-10		
MEM_IF_TRRD		Num		0	TODO
			• 0-6		
MEM_IF_TRTP		Num		0	TODO
		1 tuili	• 0-8		ТОВО
			- 0-0		
MEM_IF_TWR		Num		0	TODO
MENI_IF_I WK		Nulli	0.12	U	1000
			• 0-12		
				_	
MEM_IF_TWTR		Num		0	TODO
			• 0-6		
MMR_CFG_MEN	M_BL	Num		2	TODO
			• 2		
			• 4		
			• 8		
			• 16		
OUT-		Bool	t/f	f	TODO
PUT_REGD			""		1020
PDN_EXIT_CYC	IFS	Mux		disabled	TODO
I DIN_EATI_CIC	டம்	IVIUA	disabled	uisavicu	1000
			• fast		
			• slow		
DOMIES SISSE					mon c
POWER_SAVING	G_EXIT_CYCLES	Ram	0-f	0	TODO

Table 16 – continued from previous page

Name	Instance	Table 16 – continue	Values	Default	Documenta-
-		71.			tion
PRIOR- ITY_REMAP		Mux	 disabled priority_0 priority_1 priority_2 priority_3 priority_4 priority_5 priority_6 priority_7 	disabled	TODO
READ_ODT_CH	IP	Mux	•	disabled odt0_chip1	TODO
			read_chip0 read_chip0	_odt1_chip1 _odt01_chip1 _chip1_odt0 _odt0_chip1_odt0	
			read_chip0 read_chip0	odt1_chip1_odt0 odt01_chip1_odt0	
			read_chip0	_chip1_odt1 _odt0_chip1_odt1 _odt1_chip1_odt1	
			read_chip0	odt01_chip1_odt1 _chip1_odt01	
			read_chip0	odt0_chip1_odt01 odt1_chip1_odt01	
			read_chip0	odt01_chip1_odt01	
RE- ORDER_DATA		Bool	t/f	f	TODO
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO

Table 16 – continued from previous page

Mama		ble 16 – continue		-	Dearmarists
Name	Instance	Туре	Values	Default	Documenta-
		1			tion
WRITE_ODT_C	HIP	Mux		disabled	TODO
			 disabled 		
			•		
			write_chip(_odt0_chip1	
			•		
			write_chip(_odt1_chip1	
			•		
			write_chip(_odt01_chip1	
			•		
			write chip(_chip1_odt0	
			•	_ 1 _	
			write chin(_odt0_chip1_odt0	
			• *************************************		
			write chin(_odt1_chip1_odt0	
			write_empe	_odt1_cmp1_odto	
			write chin	odt01_chip1_odt0	
			write_cnipc	_odio1_cilip1_odio	
				.1.111.1	
			write_cnip(_chip1_odt1	
			•	1.0 1.1	
			write_chip(_odt0_chip1_odt1	
			•		
			write_chip(_odt1_chip1_odt1	
			•		
			write_chip(_odt01_chip1_odt1	
			•		
			write_chip(_chip1_odt01	
			•		
			write_chip(_odt0_chip1_odt01	
			•		
			write_chip(_odt1_chip1_odt01	
			•		
			write_chip(_odt01_chip1_odt0	1
			_ 1		
INST_ROM_DA	TA0-127	Ram	20 bits	0	TODO
AC ROM DATA		Ram	30 bits	0	TODO
AUTO_PCH_EN		Bool	t/f	f	TODO
CLOCK_OFF	0-5	Bool	t/f	f	TODO
CPORT_RDY_A		Bool	t/f	f	TODO
				0	
CPORT_RFIFO_		Ram	0-3	-	TODO
CPORT_TYPE	0-5	Mux		disabled	TODO
			• disabled		
			• write		
			• read		
			•		
			bi_direction	1	
CPORT_WFIFO	M0A5P	Ram	0-3	0	TODO
CYC_TO_RLD	JA R-S	Ram	00-ff	0	TODO
EN-	0-5	Bool	t/f	f	TODO
ABLE_BONDIN					
	1	I	1		les on nevt nage

Table 16 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_	W E FGHT	Ram	00-1f	0	TODO
RCFG_USER_PF	YTI XO I	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	МОАВ	Num	• 0-5	0	TODO
SIN- GLE_READY	0-3	Mux	• concate- nate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	• asyn- chronous • syn- chronous	asynchronous	TODO
USE_ALMOST_	EMHBTY	Bool	t/f	f	TODO
WFIFO_CPORT_		Num	• 0-5	0	TODO
WFIFO_RDY_A	LMGST_FULL	Bool	t/f	f	TODO
RCFG_SUM_W7	_ Đ ₹⁄IORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Inverter	Doc
AFICTLLONGIDLE		0-1	GIN	i	TOI
AFICTLREFRESHDONE		0-1	GIN	i	TOI
AFISEQBUSY		0-1	GOUT	p	TOI
AVLADDRESS		0-15	GOUT	p	TOI
AVLREAD			GOUT	p	TOI
AVLREADDATA		0-31	GIN	i	TOI
AVLRESETN			GOUT	p	TOI
AVLWAITREQUEST			GIN	i	TOI
AVLWRITE			GOUT	p	TOI
AVLWRITEDATA		0-31	GOUT	p	TOI
BONDINGIN	1-3	0-5	GOUT	p	TOI
BONDINGOUT	1-3	0-5	GIN	i	TOI
CTLCALREQ			GIN	i	TOI
GLOBALRESETN			GOUT	p	TOI
IAVSTCMDDATA	0-5	0-41	GOUT	p	TOI
IAVSTCMDRESETN	0-5		GOUT	p	TOI

continues o

Table 17 – continued from previous page

Port Name	Instance	ble 1/ – continued from previous pag	Route node type	Inverter	Doc
IAVSTRDCLK	0-3		DCMUX	р	TOI
IAVSTRDREADY	0-3		GOUT	p	TOI
IAVSTRDRESETN	0-3		GOUT	p	TOI
IAVSTWRACKREADY	0-5		GOUT	p	TOI
IAVSTWRCLK	0-3		DCMUX	p	TOI
IAVSTWRDATA	0-3	0-89	GOUT	p	TOI
IAVSTWRRESETN	0-3		GOUT	p	TOI
IOINTADDRACLR	0.5	0-15	GOUT	p	TOI
IOINTADDRDOUT		0-63	GOUT	p	TOI
IOINTAFICALFAIL		0 03	GIN	i	TOI
IOINTAFICALSUCCESS			GIN	i	TOI
IOINTAFIRLAT		0-4	GIN	i	TOI
IOINTAFIKLAT		0-4	GIN	i	TOI
IOINTAFIWLAT		0-3	GOUT		TOI
IOINTBAACLK		0-2	GOUT	p	TOI
IOINTEADOUT IOINTCASNACLR		V-11	GOUT	p	TOI
		0.2		p	
IOINTCASNDOUT		0-3	GOUT	p	TOI
IOINTCKDOUT IOINTCKEACLR		0-3	GOUT	p	TOI
		0-1	GOUT	p	TOI
IOINTCKEDOUT		0-7	GOUT	p	TOI
IOINTCKNDOUT		0-3	GOUT	p	TOI
IOINTCSNACLR		0-1	GOUT	p	TOI
IOINTCSNDOUT		0-7	GOUT	p	TOI
IOINTDMDOUT		0-19	GOUT	p	TOI
IOINTDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	GIN	i	TOI
IOINTDQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	GOUT	p	TOI
IOINTDQOE		0-15, 18-33, 36-51, 54-69, 72-87	GOUT	p	TOI
IOINTDQSBDOUT		0-19	GOUT	p	TOI
IOINTDQSBOE		0-9	GOUT	p	TOI
IOINTDQSDOUT		0-19	GOUT	p	TOI
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	p	TOI
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT	p	TOI
IOINTDQSLOGICDQSENA		0-9	GOUT	p	TOI
IOINTDQSLOGICFIFORESET		0-4	GOUT	p	TOI
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	p	TOI
IOINTDQSLOGICINCWRPTR		0-9	GOUT	p	TOI
IOINTDQSLOGICOCT		0-9	GOUT	p	TOI
IOINTDQSLOGICRDATAVALID		0-4	GIN	i	TOI
IOINTDQSLOGICREADLATENCY		0-24	GOUT	p	TOI
IOINTDQSOE		0-9	GOUT	p	TOI
IOINTODTACLR		0-1	GOUT	p	TOI
IOINTODTDOUT		0-7	GOUT	p	TOI
IOINTRASNACLR			GOUT	p	TOI
IOINTRASNDOUT		0-3	GOUT	p	TOI
IOINTRESETNACLR			GOUT	p	TOI
IOINTRESETNDOUT		0-3	GOUT	p	TOI
IOINTWENACLR			GOUT	p	TOI
IOINTWENDOUT		0-3	GOUT	p	TOI
LOCALDEEPPOWERDNACK			GIN	i	TOI
LOCALIDED TO THE REPURCIN	1	1	J111	1 *	1 101

continues o

Table 17 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Doc
LOCALDEEPPOWERDNCHIP		0-1	GOUT	p	TOI
LOCALDEEPPOWERDNREQ			GOUT	p	TOI
LOCALINITDONE			GIN	i	TOI
LOCALPOWERDOWNACK			GIN	i	TOI
LOCALREFRESHACK			GIN	i	TOI
LOCALREFRESHCHIP		0-1	GOUT	p	TOI
LOCALREFRESHREQ			GOUT	p	TOI
LOCALSELFRFSHACK			GIN	i	TOI
LOCALSELFRFSHCHIP		0-1	GOUT	p	TOI
LOCALSELFRFSHREQ			GOUT	p	TOI
MMRADDR		0-9	GOUT	p	TOI
MMRBE			GOUT	p	TOI
MMRBURSTBEGIN			GOUT	p	TOI
MMRBURSTCOUNT		0-1	GOUT	p	TOI
MMRCLK			DCMUX	p	TOI
MMRRDATA		0-7	GIN	i	TOI
MMRRDATAVALID			GIN	i	TOI
MMRREADREQ			GOUT	p	TOI
MMRRESETN			GOUT	p	TOI
MMRWAITREQUEST			GIN	i	TOI
MMRWDATA		0-7	GOUT	p	TOI
MMRWRITEREQ			GOUT	p	TOI
OAMMREADY	0-5		GIN	i	TOI
ORDAVSTDATA	0-3	0-79	GIN	i	TOI
ORDAVSTVALID	0-3		GIN	i	TOI
OWRACKAVSTDATA	0-5		GIN	i	TOI
OWRACKAVSTVALID	0-5		GIN	i	TOI
PHYRESETN			GIN	i	TOI
PLLLOCKED			GOUT	р	TOI
PORTCLK	0-5		DCMUX	p	TOI
SCADDR		0-9	GOUT	p	TOI
SCANEN			GOUT	p	TOI
SCBE			GOUT	p	TOI
SCBURSTBEGIN			GOUT	p	TOI
SCBURSTCOUNT		0-1	GOUT	p	TOI
SCCLK			DCMUX	p	TOI
SCRDATA		0-7	GIN	i	TOI
SCRDATAVALID			GIN	i	TOI
SCREADREQ			GOUT	p	TOI
SCRESETN			GOUT	p	TOI
SCWAITREQUEST			GIN	i	TOI
SCWDATA		0-7	GOUT	p	TOI
SCWRITEREQ			GOUT	p	TOI
SOFTRESETN			GOUT	p	TOI

Port Name	Instance	Port bits	Dir	Remote port
DDIOPHYDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	<	GPIO:DATAIN
DDIOPHYDQSLOGICRDATAVALID		0-4	<	DQS16:RDATA_VALID

Table 18 – continued from previous page

PHYDDIOADDRACLR	Port Name	Instance	Port bits	Dir	Remote port
PHYDDIOBAACLR	PHYDDIOADDRACLR		0-15	>	GPIO:ACLR
PHYDDIOBADOUT	PHYDDIOADDRDOUT		0-63	>	GPIO:DATAOUT
PHYDDIOCASNACLR	PHYDDIOBAACLR		0-2	>	GPIO:ACLR
PHYDDIOCASNDOUT	PHYDDIOBADOUT		0-11	>	GPIO:DATAOUT
PHYDDIOCKEACLR	PHYDDIOCASNACLR			>	GPIO:ACLR
PHYDDIOCKEACLR	PHYDDIOCASNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOCKEDOUT	PHYDDIOCKDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOCKNDOUT	PHYDDIOCKEACLR		0-1	>	GPIO:ACLR
PHYDDIOCSNACLR	PHYDDIOCKEDOUT		0-7	>	GPIO:DATAOUT
PHYDDIOCSNDOUT	PHYDDIOCKNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIODMDOUT	PHYDDIOCSNACLR		0-1	>	GPIO:ACLR
PHYDDIODQDOUT	PHYDDIOCSNDOUT		0-7	>	GPIO:DATAOUT
PHYDDIODQOE 0-15, 18-33, 36-51, 54-69, 72-87 > GPIO:OEIN PHYDDIODQSBDOUT 0-19 > GPIO:DATAOUT PHYDDIODQSBOE 0-9 > GPIO:DATAOUT PHYDDIODQSLOGICACLRFIFOCTRL 0-19 > DQS16:ACLR_FIFOCTR PHYDDIODQSLOGICACLRPSTAMBLE 0-4 > DQS16:ACLR_PSTAMBI PHYDDIODQSLOGICDQSENA 0-9 > DQS16:NPOSTAMBLE PHYDDIODQSLOGICINCRDATAEN 0-9 > DQS16:RDATA_EN PHYDDIODQSLOGICINCRDATAEN 0-9 > DQS16:RDATA_EN PHYDDIODQSLOGICOCT 0-9 > DQS16:NCR_VFIFO PHYDDIODQSLOGICOCT 0-9 > DQS16:NCT PHYDDIODQSLOGICREADLATENCY 0-24 > DQS16:RDATA_EN PHYDDIODQSOE 0-9 > DQS16:RD_LATENCY PHYDDIOODTACLR 0-1 > GPIO:ACLR PHYDDIOODTACLR 0-1 > GPIO:ACLR PHYDDIORASNACLR > GPIO:ACLR PHYDDIORASNACLR > GPIO:ACLR PHYDDIORESETNACLR > GPIO:DATAOUT PHYDDIOWENACLR > GPIO:DATAOUT PHYDDIOWENACLR > GPIO:DATAOUT PHYDDIOWENDOUT 0-	PHYDDIODMDOUT		0-19	>	GPIO:DATAOUT
PHYDDIODQSBDOUT 0-19 > GPIO:DATAOUT PHYDDIODQSBOE 0-9 > GPIO:OEIN PHYDDIODQSDOUT 0-19 > GPIO:DATAOUT PHYDDIODQSLOGICACLRFIFOCTRL 0-4 > DQS16:ACLR_FIFOCTR PHYDDIODQSLOGICACLRPSTAMBLE 0-4 > DQS16:ACLR_PSTAMBI PHYDDIODQSLOGICDQSENA 0-9 > DQS16:NPOSTAMBLE PHYDDIODQSLOGICFIFORESET 0-4 > DQS16:FIFO_CORE_RES PHYDDIODQSLOGICINCRDATAEN 0-9 > DQS16:RDATA_EN PHYDDIODQSLOGICINCWRPTR 0-9 > DQS16:INCR_VFIFO PHYDDIODQSLOGICOCT 0-9 > DQS16:NOCT PHYDDIODQSLOGICREADLATENCY 0-24 > DQS16:NOCT PHYDDIODQSOE 0-9 > GPIO:OEIN PHYDDIOODTACLR 0-1 > GPIO:OEIN PHYDDIOODTACLR 0-1 > GPIO:ACLR PHYDDIORASNACLR > GPIO:DATAOUT PHYDDIORASNACLR > GPIO:DATAOUT PHYDDIORESETNACLR > GPIO:DATAOUT PHYDDIORESETNDOUT 0-3 > GPIO:DATAOUT PHYDDIOWENACLR > GPIO:ACLR PHYDDIOWENACLR >				>	GPIO:DATAOUT
PHYDDIODQSBOE 0-9 > GPIO:OEIN PHYDDIODQSLOGICACLRFIFOCTRL 0-19 > GPIO:DATAOUT PHYDDIODQSLOGICACLRFIFOCTRL 0-4 > DQS16:ACLR_FIFOCTR PHYDDIODQSLOGICACLRPSTAMBLE 0-4 > DQS16:ACLR_PSTAMBI PHYDDIODQSLOGICDQSENA 0-9 > DQS16:NPOSTAMBLE PHYDDIODQSLOGICFIFORESET 0-4 > DQS16:NPOSTAMBLE PHYDDIODQSLOGICINCRDATAEN 0-9 > DQS16:RPO_CORE_RES PHYDDIODQSLOGICINCWRPTR 0-9 > DQS16:NOCT PHYDDIODQSLOGICOCT 0-9 > DQS16:NOCT PHYDDIODQSLOGICREADLATENCY 0-24 > DQS16:NOCT PHYDDIODQSOE 0-9 > GPIO:DEIN PHYDDIOODTACLR 0-1 > GPIO:ACLR PHYDDIOODTACLR 0-1 > GPIO:ACLR PHYDDIORASNACLR > GPIO:ACLR PHYDDIORASNACLR > GPIO:ACLR PHYDDIORESETNACLR > GPIO:ACLR PHYDDIOWENACLR > GPIO:ACLR PHYDDIOWENACLR > GPIO:ACLR PHYDDIOWENACLR > GPIO:ATAOUT PLLAFICLK < LVL:PLL_ADDR_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD				>	
PHYDDIODQSDOUT PHYDDIODQSLOGICACLRFIFOCTRL PHYDDIODQSLOGICACLRFIFOCTRL PHYDDIODQSLOGICACLRPSTAMBLE PHYDDIODQSLOGICACLRPSTAMBLE PHYDDIODQSLOGICDQSENA PHYDDIODQSLOGICTPFORESET PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCRPTR PHYDDIODQSLOGICOCT PHYDDIODQSLOGICOCT PHYDDIODQSLOGICOCT PHYDDIODQSLOGICOCT PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSCOGICREADLATENCY PHYDDIODQSCOGICREADLATENCY PHYDDIODQSOE PHYDDIODQSOE PHYDDIODQSOE PHYDDIOODTACLR PHYDDIOODTACLR PHYDDIOODTACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORESETNACLR PHYDDIO				>	GPIO:DATAOUT
PHYDDIODQSLOGICACLRFIFOCTRL PHYDDIODQSLOGICACLRPSTAMBLE PHYDDIODQSLOGICACLRPSTAMBLE PHYDDIODQSLOGICDQSENA 0-9 DQS16:ACLR_PSTAMBLE PHYDDIODQSLOGICDQSENA 0-9 DQS16:NPOSTAMBLE PHYDDIODQSLOGICFIFORESET 0-4 PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCWRPTR 0-9 PHYDDIODQSLOGICINCWRPTR PHYDDIODQSLOGICOCT PHYDDIODQSLOGICOCT PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSOE 0-9 PHYDDIODDTACLR PHYDDIOODTACLR PHYDDIOODTACLR PHYDDIOODTACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNDOUT PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIOWENACLR PHY			0-9	>	GPIO:OEIN
PHYDDIODQSLOGICACLRPSTAMBLE PHYDDIODQSLOGICDQSENA 0-9 DQS16:NPOSTAMBLE PHYDDIODQSLOGICFIFORESET 0-4 PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCWRPTR 0-9 PHYDDIODQSLOGICINCWRPTR PHYDDIODQSLOGICOCT PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSOE 0-9 PHYDDIODQSOE 0-9 PHYDDIODTACLR PHYDDIODTACLR PHYDDIODTACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNDOUT PHYDDIORESETNDOUT PHYDDIORESETNDOUT PHYDDIOWENACLR PHYDDIOWENDOUT PLLADDRCMDCLK V LVL:PLL_ADDR_CMD_ PLLAFICLK			0-19	>	
PHYDDIODQSLOGICDQSENA PHYDDIODQSLOGICFIFORESET PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCWRPTR PHYDDIODQSLOGICINCWRPTR PHYDDIODQSLOGICOCT PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSOE PHYDDIODQSOE PHYDDIOODTACLR PHYDDIOODTACLR PHYDDIOODTOUT O-7 PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNOUT PHYDDIOWENACLR PLLAADDRCMDCLK VLU:PLL_ADDR_CMD_C	PHYDDIODQSLOGICACLRFIFOCTRL		0-4	>	DQS16:ACLR_FIFOCTR
PHYDDIODQSLOGICFIFORESET PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCWRPTR PHYDDIODQSLOGICINCWRPTR PHYDDIODQSLOGICOCT PHYDDIODQSLOGICOCT PHYDDIODQSLOGICREADLATENCY PHYDDIODQSLOGICREADLATENCY PHYDDIODQSCOE PHYDDIODQSOE PHYDDIODQSOE PHYDDIODTACLR PHYDDIODTACLR PHYDDIODTACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIOWENACLR PLLAADRCMDCLK VL:PLL_ADDR_CMD_C			0-4	>	
PHYDDIODQSLOGICINCRDATAEN PHYDDIODQSLOGICINCWRPTR O-9 PHYDDIODQSLOGICOCT PHYDDIODQSLOGICOCT PHYDDIODQSLOGICREADLATENCY O-24 PHYDDIODQSOE O-9 PHYDDIODQSOE PHYDDIODTACLR PHYDDIODTACLR PHYDDIOODTACLR PHYDDIOODTACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNOUT PHYDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDIORESETNOUT PHYDIORES			0-9	>	DQS16:NPOSTAMBLE
PHYDDIODQSLOGICINCWRPTR0-9> DQS16:INCR_VFIFOPHYDDIODQSLOGICOCT0-9> DQS16:NOCTPHYDDIODQSLOGICREADLATENCY0-24> DQS16:RD_LATENCYPHYDDIODQSOE0-9> GPIO:OEINPHYDDIOODTACLR0-1> GPIO:ACLRPHYDDIOODTDOUT0-7> GPIO:DATAOUTPHYDDIORASNACLR> GPIO:ACLRPHYDDIORASNDOUT0-3> GPIO:DATAOUTPHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:ACLRPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_C			0-4	>	
PHYDDIODQSLOGICOCT0-9> DQS16:NOCTPHYDDIODQSLOGICREADLATENCY0-24> DQS16:RD_LATENCYPHYDDIOQSOE0-9> GPIO:OEINPHYDDIOODTACLR0-1> GPIO:ACLRPHYDDIOODTDOUT0-7> GPIO:DATAOUTPHYDDIORASNACLR> GPIO:ACLRPHYDDIORASNDOUT0-3> GPIO:DATAOUTPHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:DATAOUTPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD			I .	>	
PHYDDIODQSLOGICREADLATENCY PHYDDIODQSOE O-9 PHYDDIOODTACLR PHYDDIOODTACLR O-1 PHYDDIOODTDOUT O-7 PHYDDIORASNACLR PHYDDIORASNACLR PHYDDIORASNOUT PHYDDIORESETNACLR PHYDDIORESETNACLR PHYDDIORESETNOUT PHYDDIORESETNOUT PHYDDIOWENACLR PHYDDIOWENACLR PHYDDIOWENACLR PHYDDIOWENACLR PHYDDIOWENDOUT O-3 SPIO:ACLR PHYDDIOACLR PHYDDIOWENACLR PHYDDIOWENDOUT O-3 SPIO:DATAOUT PLADDRCMDCLK PLADDRCMDCLK PLLAFICLK > DQS16:RD_LATENCY SPIO:OEIN SPIO:OEIN SPIO:DATAOUT SPIO:DATAOUT SPICE SPIO:DATAOUT CLY:PLL_ADDR_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD				>	
PHYDDIODQSOE 0-9 > GPIO:OEIN PHYDDIOODTACLR 0-1 > GPIO:ACLR PHYDDIOODTDOUT 0-7 > GPIO:DATAOUT PHYDDIORASNACLR > GPIO:ACLR PHYDDIORASNDOUT 0-3 > GPIO:DATAOUT PHYDDIORESETNACLR > GPIO:ACLR PHYDDIORESETNDOUT 0-3 > GPIO:DATAOUT PHYDDIOWENACLR > GPIO:ACLR PHYDDIOWENDOUT 0-3 > GPIO:DATAOUT PLLADDRCMDCLK < LVL:PLL_ADDR_CMD_C			0-9	>	_
PHYDDIOODTACLR0-1> GPIO:ACLRPHYDDIOODTDOUT0-7> GPIO:DATAOUTPHYDDIORASNACLR> GPIO:ACLRPHYDDIORASNDOUT0-3> GPIO:DATAOUTPHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:DATAOUTPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_C			0-24	>	DQS16:RD_LATENCY
PHYDDIOODTDOUT0-7> GPIO:DATAOUTPHYDDIORASNACLR> GPIO:ACLRPHYDDIORASNDOUT0-3> GPIO:DATAOUTPHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:ACLRPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_C	PHYDDIODQSOE		0-9	>	GPIO:OEIN
PHYDDIORASNACLR> GPIO:ACLRPHYDDIORASNDOUT0-3> GPIO:DATAOUTPHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:ACLRPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_C	PHYDDIOODTACLR		0-1	>	GPIO:ACLR
PHYDDIORASNDOUT0-3> GPIO:DATAOUTPHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:ACLRPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_C	PHYDDIOODTDOUT		0-7	>	GPIO:DATAOUT
PHYDDIORESETNACLR> GPIO:ACLRPHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:ACLRPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD_CMD	PHYDDIORASNACLR			>	GPIO:ACLR
PHYDDIORESETNDOUT0-3> GPIO:DATAOUTPHYDDIOWENACLR> GPIO:ACLRPHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_C	PHYDDIORASNDOUT		0-3	>	GPIO:DATAOUT
PHYDDIOWENACLR PHYDDIOWENDOUT 0-3 PLLADDRCMDCLK PLLAFICLK SGPIO:ACLR PGPIO:DATAOUT LVL:PLL_ADDR_CMD_C CVL:PLL_AFI_CLK				>	GPIO:ACLR
PHYDDIOWENDOUT0-3> GPIO:DATAOUTPLLADDRCMDCLK< LVL:PLL_ADDR_CMD_CMD_C	PHYDDIORESETNDOUT		0-3	>	GPIO:DATAOUT
PLLADDRCMDCLK * LVL:PLL_ADDR_CMD_C PLLAFICLK * LVL:PLL_AFI_CLK	PHYDDIOWENACLR			>	GPIO:ACLR
PLLAFICLK < LVL:PLL_AFI_CLK	PHYDDIOWENDOUT		0-3	>	GPIO:DATAOUT
	PLLADDRCMDCLK			<	LVL:PLL_ADDR_CMD_
PLLAVLCLK < LVL:PLL_AVL_CLK	PLLAFICLK			<	LVL:PLL_AFI_CLK
	PLLAVLCLK			<	LVL:PLL_AVL_CLK

2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

Port Name	In-	Port bits	Route node type	In-	Documenta-
	stance			verter	tion
BOOT_FROM_FPGA_ON_FAILURE			GOUT	p	TODO
BOOT_FROM_FPGA_READY			GOUT	p	TODO
BSEL		0-2	GOUT	p	TODO
BSEL_EN			GOUT	p	TODO
CSEL		0-1	GOUT	p	TODO
CSEL_EN			GOUT	p	TODO

HPS_CLOCKS

Name	Instance	Туре	Values	Default	Documentation	
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO	
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO	

Port Name	In-	Port	Dir	Remote port	Documenta-
	stance	bits			tion
EMAC_TX_CLK_C	0-1		<	HPS_PERIPHERAL_EMAC:PHY_TXCLK_0) TODO
HPS_TCK			<	HPS_JTAG:TCK	TODO
QSPI_SCK_OUT			<	HPS_PERIPHERAL_QSPI:SCLK_OUT	TODO
S2F_CLK_R		0-3	>	CMUXHG:PLLIN	TODO
S2F_CLK_R		0-8	>	CMUXHR:PLLIN	TODO
S2F_CLK_T		5-8	>	CMUXVG:PLLIN	TODO
S2F_CLK_T		0-8	>	CMUXVR:PLLIN	TODO
S2F_COLD_RST_N			<	HPS_CLOCKS_RESETS:H2F_COLD_RST_1	NTODO
S2F_RST_N			<	HPS_CLOCKS_RESETS:H2F_RST_N	TODO
S2F_USER_CLK	0-2		<	HPS_CLOCKS_RESETS:H2F_USER_CLK	TODO
SPIM_SCLK_OUT	0-1		<	HPS_PERIPHERAL_SPI_MASTER:SCLK_C	OUTODO
TPIU_TRACE_CLK			<	HPS_TPIU_TRACE:TRACECLK	TODO

HPS_CLOCKS_RESETS

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
F2H_COLD_RST_REQ_N			GOUT	p	TODO
F2H_DBG_RST_REQ_N			GOUT	p	TODO
F2H_PENDING_RST_ACK			GOUT	p	TODO
F2H_PERIPH_REF_CLK			DCMUX	p	TODO
F2H_SDRAM_REF_CLK			DCMUX	p	TODO
F2H_WARM_RST_REQ_N			GOUT	p	TODO
H2F_PENDING_RST_REQ_N			GIN	i	TODO
PTP_REF_CLK			DCMUX	p	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
H2F_COLD_RST_N			>	HPS_CLOCKS:S2F_COLD_RST_N	TODO
H2F_RST_N			>	HPS_CLOCKS:S2F_RST_N	TODO
H2F_USER_CLK	0-2		>	HPS_CLOCKS:S2F_USER_CLK	TODO

HPS_CROSS_TRIGGER

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ASICCTL		0-7	GIN	i	TODO
CLK			DCMUX	p	TODO
CLK_EN			GOUT	p	TODO
TRIG_IN		0-7	GOUT	p	TODO
TRIG_INACK		0-7	GIN	i	TODO
TRIG_OUT		0-7	GIN	i	TODO
TRIG_OUTACK		0-7	GOUT	p	TODO

HPS_DBG_APB

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
DBG_APB_DISABLE			GOUT	p	TODO
P_ADDR		0-17	GIN	i	TODO
P_ADDR_31			GIN	i	TODO
P_CLK			DCMUX	p	TODO
P_CLK_EN			GOUT	p	TODO
P_ENABLE			GIN	i	TODO
P_RDATA		0-31	GOUT	p	TODO
P_READY			GOUT	p	TODO
P_RESET_N			GIN	i	TODO
P_SEL			GIN	i	TODO
P_SLV_ERR			GOUT	p	TODO
P_WDATA		0-31	GIN	i	TODO
P_WRITE			GIN	i	TODO

HPS_DMA

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CHANNEL_REQ	0-7		GOUT	p	TODO
CHANNEL_SINGLE	0-7		GOUT	p	TODO
CHANNEL_XX_ACK	0-7		GIN	i	TODO

HPS_FPGA2HPS

ARADDR 0-31 GOUT p TODO ARBURST 0-1 GOUT p TODO ARCACHE 0-3 GOUT p TODO ARID 0-7 GOUT p TODO ARLOCK 0-1 GOUT p TODO ARLOCK 0-1 GOUT p TODO ARPROT 0-2 GOUT p TODO ARPREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARVALID GOUT p TODO ARVALID AWADDR 0-31 GOUT p TODO AWADDR 0-31 GOUT p TODO AWLO 0-1 GOUT p TODO AWLO 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWPROT 0-2 GOUT p TODO AWSIZE </th <th>Port Name</th> <th>Instance</th> <th>Port bits</th> <th>Route node type</th> <th>Inverter</th> <th>Documentation</th>	Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ARCACHE 0-3 GOUT p TODO ARID 0-7 GOUT p TODO ARLEN 0-3 GOUT p TODO ARLEN 0-3 GOUT p TODO ARLEN 0-1 GOUT p TODO ARROT 0-2 GOUT p TODO ARREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARUSER 0-4 GOUT p TODO ARVALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWADR 0-31 GOUT p TODO AWERST 0-1 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWREADY GIN i TODO AWREADY GIN i	ARADDR		0-31	GOUT	p	TODO
ARID 0-7 GOUT p TODO ARLEN 0-3 GOUT p TODO ARLOCK 0-1 GOUT p TODO ARPROT 0-2 GOUT p TODO ARPROT 0-2 GOUT p TODO ARREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARUSER 0-4 GOUT p TODO AWADDR 0-31 GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWCACHE 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWREADY GIN i TODO AWREADY GIN i TODO AWUSER 0-4 GOUT	ARBURST		0-1		p	
ARLEN 0-3 GOUT p TODO ARLOCK 0-1 GOUT p TODO ARPROT 0-2 GOUT p TODO ARREADY GIN i TODO ARREADY GIN i TODO ARREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARVALID GOUT p TODO TODO AWADDR 0-31 GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWSIZE 0-2 GOUT p TODO AWSIZE 0-2 GOUT p TODO AWVALID GOUT p	ARCACHE		0-3	GOUT	p	TODO
ARLOCK 0-1 GOUT p TODO ARPROT 0-2 GOUT p TODO ARREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARUSER 0-4 GOUT p TODO ARVALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWPROT 0-2 GOUT p TODO AWSIZE 0-2 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO	ARID		0-7		p	l I
ARLOCK 0-1 GOUT p TODO ARROT 0-2 GOUT p TODO ARREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARUSER 0-4 GOUT p TODO AWALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWID 0-7 GOUT p TODO AWID 0-1 GOUT p TODO AWID 0-2 GO	ARLEN		0-3	GOUT	p	TODO
ARREADY GIN i TODO ARSIZE 0-2 GOUT p TODO ARVALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWID 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWISEE 0-2 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO <t< td=""><td>ARLOCK</td><td></td><td>0-1</td><td>GOUT</td><td>p</td><td>TODO</td></t<>	ARLOCK		0-1	GOUT	p	TODO
ARSIZE 0-2 GOUT p TODO ARUSER 0-4 GOUT p TODO ARVALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWID 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWPROT 0-2 GOUT p TODO AWPROT 0-2 GOUT p TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i	ARPROT		0-2	GOUT	p	TODO
ARUSER 0-4 GOUT p TODO ARVALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWCACHE 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWUSER 0-2 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO RDATA 0-127 GIN i TODO	ARREADY			GIN	i	TODO
ARUSER 0-4 GOUT p TODO ARVALID GOUT p TODO AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWCACHE 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO	ARSIZE		0-2	GOUT	р	TODO
AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWCACHE 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLEN 0-1 GOUT p TODO AWLEN 0-2 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO TODO RDATA 0-127 GIN i TODO RLAST GIN i	ARUSER		0-4	GOUT	р	TODO
AWADDR 0-31 GOUT p TODO AWBURST 0-1 GOUT p TODO AWCACHE 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO RDATA 0-127 GIN i TODO RLAST GIN i TODO <t< td=""><td>ARVALID</td><td></td><td></td><td>GOUT</td><td>p</td><td>TODO</td></t<>	ARVALID			GOUT	p	TODO
AWBURST 0-1 GOUT p TODO AWCACHE 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO BVALID GIN i TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP </td <td>AWADDR</td> <td></td> <td>0-31</td> <td>GOUT</td> <td></td> <td>TODO</td>	AWADDR		0-31	GOUT		TODO
AWCACHE 0-3 GOUT p TODO AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RID 0-127 GIN i TODO RRAST GIN i TODO RREADY GOUT p TODO RRESP	AWBURST		0-1	GOUT	p	TODO
AWID 0-7 GOUT p TODO AWLEN 0-3 GOUT p TODO AWLOCK 0-1 GOUT p TODO AWROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RID 0-7 GIN i TODO RLAST GIN i TODO READY GOUT p TODO RRESP <	AWCACHE		0-3	GOUT		TODO
AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RLAST GIN i TODO READY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO TODO WDATA	AWID		0-7	GOUT		TODO
AWLOCK 0-1 GOUT p TODO AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RLAST GIN i TODO READY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127	AWLEN		0-3	GOUT	p	TODO
AWPROT 0-2 GOUT p TODO AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127	AWLOCK		0-1	GOUT		TODO
AWREADY GIN i TODO AWSIZE 0-2 GOUT p TODO AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7	AWPROT		0-2	GOUT		TODO
AWUSER 0-4 GOUT p TODO AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GOUT p TODO RREADY GOUT p TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WREADY GIN i TODO	AWREADY			GIN	i	TODO
AWVALID GOUT p TODO BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	AWSIZE		0-2	GOUT	p	TODO
BID 0-7 GIN i TODO BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	I .		0-4		p	
BREADY GOUT p TODO BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	AWVALID			GOUT	p	l I
BRESP 0-1 GIN i TODO BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	BID		0-7	GIN	i	TODO
BVALID GIN i TODO CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	BREADY			GOUT	p	TODO
CLK DCMUX p TODO PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	BRESP		0-1	GIN	i	TODO
PORT_SIZE_CONFIG 0-1 GOUT p TODO RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	BVALID			GIN	i	TODO
RDATA 0-127 GIN i TODO RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	CLK			DCMUX	p	TODO
RID 0-7 GIN i TODO RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	PORT_SIZE_CONFIG		0-1	GOUT	p	
RLAST GIN i TODO RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	RDATA		0-127	GIN	i	TODO
RREADY GOUT p TODO RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	RID		0-7	GIN	i	TODO
RRESP 0-1 GIN i TODO RVALID GIN i TODO WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	RLAST			GIN	i	TODO
RVALID WDATA 0-127 GOUT p TODO WID 0-7 GOUT p TODO WLAST GOUT p TODO WEADY GOUT p TODO TODO TODO TODO TODO	RREADY			GOUT	p	TODO
WDATA0-127GOUTpTODOWID0-7GOUTpTODOWLASTGOUTpTODOWREADYGINiTODO	RRESP		0-1	GIN	i	TODO
WID 0-7 GOUT p TODO WLAST GOUT p TODO WREADY GIN i TODO	RVALID			GIN	i	TODO
WLAST GOUT p TODO WREADY GIN i TODO	WDATA		0-127	GOUT	p	TODO
WLAST GOUT p TODO WREADY GIN i TODO	WID		0-7	GOUT		TODO
WREADY GIN i TODO	WLAST			GOUT	-	TODO
WSTRB 0-15 GOUT p TODO	WREADY			GIN		TODO
	WSTRB		0-15	GOUT	p	TODO

Table 19 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
WVALID			GOUT	p	TODO

HPS_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BONDING_OUT	1-2	0-3	GIN	i	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	p	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	p	TODO
CFG_CPORT_TYPE		0-11	GOUT	p	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	p	TODO
CFG_PORT_WIDTH		0-11	GOUT	p	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	p	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	p	TODO
CMD_DATA	0-5	0-59	GOUT	p	TODO
CMD_PORT_CLK	0-5		DCMUX	p	TODO
CMD_READY	0-5		GIN	i	TODO
CMD_VALID	0-5		GOUT	p	TODO
RD_CLK	0-3		DCMUX	p	TODO
RD_DATA	0-3	0-79	GIN	i	TODO
RD_READY	0-3		GOUT	p	TODO
RD_VALID	0-3		GIN	i	TODO
WRACK_DATA	0-5	0-9	GIN	i	TODO
WRACK_READY	0-5		GOUT	p	TODO
WRACK_VALID	0-5		GIN	i	TODO
WR_CLK	0-3		DCMUX	p	TODO
WR_DATA	0-3	0-89	GOUT	p	TODO
WR_READY	0-3		GIN	i	TODO
WR_VALID	0-3		GOUT	p	TODO

HPS_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ARADDR		0-29	GIN	i	TODO
ARBURST		0-1	GIN	i	TODO
ARCACHE		0-3	GIN	i	TODO
ARID		0-11	GIN	i	TODO
ARLEN		0-3	GIN	i	TODO
ARLOCK		0-1	GIN	i	TODO
ARPROT		0-2	GIN	i	TODO
ARREADY			GOUT	p	TODO
ARSIZE		0-2	GIN	i	TODO
ARVALID			GIN	i	TODO
AWADDR		0-29	GIN	i	TODO
AWBURST		0-1	GIN	i	TODO
AWCACHE		0-3	GIN	i	TODO
AWID		0-11	GIN	i	TODO

Table 20 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
AWLEN		0-3	GIN	i	TODO
AWLOCK		0-1	GIN	i	TODO
AWPROT		0-2	GIN	i	TODO
AWREADY			GOUT	p	TODO
AWSIZE		0-2	GIN	i	TODO
AWVALID			GIN	i	TODO
BID		0-11	GOUT	p	TODO
BREADY			GIN	i	TODO
BRESP		0-1	GOUT	p	TODO
BVALID			GOUT	p	TODO
CLK			DCMUX	p	TODO
PORT_SIZE_CONFIG		0-1	GOUT	p	TODO
RDATA		0-127	GOUT	p	TODO
RID		0-11	GOUT	p	TODO
RLAST			GOUT	p	TODO
RREADY			GIN	i	TODO
RRESP		0-1	GOUT	p	TODO
RVALID			GOUT	p	TODO
WDATA		0-127	GIN	i	TODO
WID		0-11	GIN	i	TODO
WLAST			GIN	i	TODO
WREADY			GOUT	p	TODO
WSTRB		0-15	GIN	i	TODO
WVALID			GIN	i	TODO

HPS_HPS2FPGA_LIGHT_WEIGHT

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ARADDR		0-20	GIN	i	TODO
ARBURST		0-1	GIN	i	TODO
ARCACHE		0-3	GIN	i	TODO
ARID		0-11	GIN	i	TODO
ARLEN		0-3	GIN	i	TODO
ARLOCK		0-1	GIN	i	TODO
ARPROT		0-2	GIN	i	TODO
ARREADY			GOUT	p	TODO
ARSIZE		0-2	GIN	i	TODO
ARVALID			GIN	i	TODO
AWADDR		0-20	GIN	i	TODO
AWBURST		0-1	GIN	i	TODO
AWCACHE		0-3	GIN	i	TODO
AWID		0-11	GIN	i	TODO
AWLEN		0-3	GIN	i	TODO
AWLOCK		0-1	GIN	i	TODO
AWPROT		0-2	GIN	i	TODO
AWREADY			GOUT	p	TODO
AWSIZE		0-2	GIN	i	TODO
AWVALID			GIN	i	TODO

Table 21 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
BID		0-11	GOUT	p	TODO
BREADY			GIN	i	TODO
BRESP		0-1	GOUT	p	TODO
BVALID			GOUT	p	TODO
CLK			DCMUX	p	TODO
RDATA		0-31	GOUT	p	TODO
RID		0-11	GOUT	p	TODO
RLAST			GOUT	p	TODO
RREADY			GIN	i	TODO
RRESP		0-1	GOUT	p	TODO
RVALID			GOUT	p	TODO
WDATA		0-31	GIN	i	TODO
WID		0-11	GIN	i	TODO
WLAST			GIN	i	TODO
WREADY			GOUT	p	TODO
WSTRB		0-3	GIN	i	TODO
WVALID			GIN	i	TODO

HPS_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CAN		0-1	GIN	i	TODO
CLKMGR			GIN	i	TODO
CTI_IRQ		0-1	GIN	i	TODO
DMA_ABORT			GIN	i	TODO
DMA_IRQ		0-7	GIN	i	TODO
EMAC		0-1	GIN	i	TODO
FPGA_MAN			GIN	i	TODO
HGPIO		0-2	GIN	i	TODO
I2C		0-1	GIN	i	TODO
I2C_EMAC		0-1	GIN	i	TODO
IRQ		0-63	GOUT	p	TODO
L4SP		0-1	GIN	i	TODO
MPUWAKEUP			GIN	i	TODO
NAND			GIN	i	TODO
OSC		0-1	GIN	i	TODO
QSPI			GIN	i	TODO
SDMMC			GIN	i	TODO
SPI		0-3	GIN	i	TODO
UART		0-1	GIN	i	TODO
USB		0-1	GIN	i	TODO
WDOG		0-1	GIN	i	TODO

HPS_JTAG

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
NENAB_JTAG			GIN	i	TODO
NTRST			GIN	i	TODO
TCK			GIN	i	TODO
TDI			GIN	i	TODO
TMS			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
TCK			>	HPS_CLOCKS:HPS_TCK	TODO

HPS_LOAN_IO

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
INPUT_ONLY		0-13	GIN	i	TODO
LOANIO_IN		0-70	GIN	i	TODO
LOANIO_OE		0-70	GOUT	p	TODO
LOANIO_OUT		0-70	GOUT	p	TODO

HPS_MPU_EVENT_STANDBY

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
EVENTI			GOUT	p	TODO
EVENTO			GIN	i	TODO
STANDBYWFE		0-1	GIN	i	TODO
STANDBYWFI		0-1	GIN	i	TODO

HPS_MPU_GENERAL_PURPOSE

This block provides one input and one output 32 bits port directly accessible from the arm cores at 0xff706010 (arm to fpga) and 0xff706014 (fpga to arm).

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
GP_IN		0-31	GOUT	p	Port from fpga to arm
GP_OUT		0-31	GIN	i	Port from arm to fpga

HPS_PERIPHERAL_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
RXD			GOUT	p	TODO
TXD			GIN	i	TODO

HPS_PERIPHERAL_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLK_RX_I			DCMUX	p	TODO
CLK_TX_I			DCMUX	p	TODO
GMII_MDC_O			GIN	i	TODO
GMII_MDI_I			GOUT	p	TODO
GMII_MDO_O			GIN	i	TODO
GMII_MDO_O_E			GIN	i	TODO
PHY_COL_I			GOUT	p	TODO
PHY_CRS_I			GOUT	p	TODO
PHY_RXDV_I			GOUT	p	TODO
PHY_RXD_I		0-7	GOUT	p	TODO
PHY_RXER_I			GOUT	p	TODO
PHY_TXD_O		0-7	GIN	i	TODO
PHY_TXEN_O			GIN	i	TODO
PHY_TXER_O			GIN	i	TODO
PTP_AUX_TS_TRIG_I			GOUT	p	TODO
PTP_PPS_O			GIN	i	TODO
RST_CLK_RX_N_O			GIN	i	TODO
RST_CLK_TX_N_O			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
PHY_TXCLK_O			>	HPS_CLOCKS:EMAC_TX_CLK_O	TODO

HPS_PERIPHERAL_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
OUT_CLK			GIN	i	TODO
OUT_DATA			GIN	i	TODO
SCL			DCMUX	p	TODO
SDA			GOUT	p	TODO

HPS_PERIPHERAL_NAND

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
ADQ_IN		0-7	GOUT	p	TODO
ADQ_OE			GIN	i	TODO
ADQ_OUT		0-7	GIN	i	TODO
ALE			GIN	i	TODO
CEBAR		0-3	GIN	i	TODO
CLE			GIN	i	TODO
RDY_BUSY		0-3	GOUT	p	TODO
REBAR			GIN	i	TODO
WEBAR			GIN	i	TODO
WPBAR			GIN	i	TODO

HPS_PERIPHERAL_QSPI

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
MI	0-3		GOUT	p	TODO
MO	0-1		GIN	i	TODO
MO2_WPN			GIN	i	TODO
MO3_HOLD			GIN	i	TODO
N_MO_EN		0-3	GIN	i	TODO
N_SS_OUT		0-3	GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
SCLK_OUT			>	HPS_CLOCKS:QSPI_SCK_OUT	TODO

HPS_PERIPHERAL_SDMMC

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CARD_INTN_I			GOUT	p	TODO
CCLK_OUT			GIN	i	TODO
CDN_I			GOUT	p	TODO
CLK_IN			GOUT	p	TODO
CMD_EN			GIN	i	TODO
CMD_I			GOUT	p	TODO
CMD_O			GIN	i	TODO
DATA_EN		0-7	GIN	i	TODO
DATA_I		0-7	GOUT	p	TODO
DATA_O		0-7	GIN	i	TODO
PWR_ENA_O			GIN	i	TODO
RSTN_O			GIN	i	TODO
VS_O			GIN	i	TODO
WP_I			GOUT	p	TODO

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
RXD			GOUT	p	TODO
SS	0-3		GIN	i	TODO
SSI_OE			GIN	i	TODO
SS_IN			GOUT	p	TODO
TXD			GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
SCLK_OUT			>	HPS_CLOCKS:SPIM_SCLK_OUT	TODO

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
RXD			GOUT	p	TODO
SCLK_IN			DCMUX	p	TODO
SSI_OE			GIN	i	TODO
SS_IN			GOUT	p	TODO
TXD			GIN	i	TODO

HPS_PERIPHERAL_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CTS			GOUT	p	TODO
DCD			GOUT	p	TODO
DSR			GOUT	p	TODO
DTR			GIN	i	TODO
OUT	1-2		GIN	i	TODO
RI			GOUT	p	TODO
RTS			GIN	i	TODO
RXD			GOUT	p	TODO
TXD			GIN	i	TODO

HPS_PERIPHERAL_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CLK			DCMUX	p	TODO
DATAIN		0-7	GOUT	p	TODO
DATAOUT		0-7	GIN	i	TODO
DATA_OUT_EN		0-7	GIN	i	TODO
DIR			GOUT	p	TODO
NXT			GOUT	p	TODO
STP			GIN	i	TODO

HPS_STM_EVENT

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
STM_EVENT		0-27	GOUT	p	TODO

HPS_TEST

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	р	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	р	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	p	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	p	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	p	TODO
DFT_IN_FPGA_BISTEN			GOUT	p	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	p	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	p	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	p	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	p	TODO
DFT_IN_FPGA_BIST_SE			GOUT	p	TODO
DFT_IN_FPGA_CANTESTEN	0-1		GOUT	p	TODO
DFT_IN_FPGA_CFGTESTEN			GOUT	p	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGATTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGTMTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DDR2XDQSTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	p	TODO
DFT_IN_FPGA_DLLNRST			GOUT	p	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	p	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	p	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	p	TODO
DFT_IN_FPGA_ECCBYP			GOUT	p	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	p	TODO

Table 22 – continued from previous page

Table 22 – continued from previous page							
Port Name	Instance	Port bits	Route node type	Inverter	Documentation		
DFT_IN_FPGA_F2SAXICLK_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_F2SPCLKDBG_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_FMBHNIOTRI			GOUT	p	TODO		
DFT_IN_FPGA_FMCSREN			GOUT	p	TODO		
DFT_IN_FPGA_FMNIOTRI			GOUT	p	TODO		
DFT_IN_FPGA_FMPLNIOTRI			GOUT	p	TODO		
DFT_IN_FPGA_GPIODBTESTEN			GOUT	p	TODO		
DFT_IN_FPGA_HIOCLKIN0			GOUT	p	TODO		
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_HIOSCANEN			GOUT	p	TODO		
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	p	TODO		
DFT_IN_FPGA_HIOSCLR			GOUT	p	TODO		
DFT_IN_FPGA_IPSCCLK			GOUT	p	TODO		
DFT_IN_FPGA_IPSCENABLE		0-11	GOUT	p	TODO		
DFT_IN_FPGA_IPSCIN			GOUT	p	TODO		
DFT_IN_FPGA_IPSCUPDATE			GOUT	p	TODO		
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_MAINTESTEN	3-4		GOUT	p	TODO		
DFT_IN_FPGA_MEM_CPU_SI			GOUT	p	TODO		
DFT_IN_FPGA_MEM_L2_SI			GOUT	p	TODO		
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	p	TODO		
DFT_IN_FPGA_MEM_SE			GOUT	p	TODO		
DFT_IN_FPGA_MPTESTEN	3-4		GOUT	p	TODO		
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	p	TODO		
DFT_IN_FPGA_MPUPERITESTEN			GOUT	p	TODO		
DFT_IN_FPGA_MPUTESTEN			GOUT	p	TODO		
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	p	TODO		
DFT_IN_FPGA_MTESTEN			GOUT	p	TODO		
DFT_IN_FPGA_NANDTESTEN			GOUT	p	TODO		
DFT IN FPGA NANDXTESTEN			GOUT	p	TODO		
DFT IN FPGA OCTCLKENUSR			GOUT	p	TODO		
DFT_IN_FPGA_OCTCLKUSR			GOUT	p	TODO		
DFT_IN_FPGA_OCTENSERUSER			GOUT	p	TODO		
DFT_IN_FPGA_OCTNCLRUSR			GOUT	p	TODO		
DFT_IN_FPGA_OCTS2PLOAD			GOUT	p	TODO		
DFT_IN_FPGA_OCTSCANCLK			GOUT	p	TODO		
DFT_IN_FPGA_OCTSCANEN			GOUT	p	TODO		
DFT IN FPGA OCTSCANIN			GOUT	p	TODO		
DFT IN FPGA OCTSERDATA			GOUT	p	TODO		
DFT IN FPGA OSCITESTEN			GOUT		TODO		
DFT_IN_FPGA_PIPELINE_SE_ENABLE			GOUT	p p	TODO		
DFT_IN_FPGA_PLLBYPASS			GOUT		TODO		
DFT_IN_FPGA_PLLBYPASS_SEL			GOUT	p	TODO		
DFT_IN_FPGA_PLLTEST_INPUT_EN			GOUT	p	TODO		
DFT_IN_FPGA_PLL_ADVANCE			GOUT	p	TODO		
DFT_IN_FPGA_PLL_ADVANCE DFT_IN_FPGA_PLL_BG_PWRDN	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_BG_RESET	1-3		GOUT	p	TODO		
	1-3	0-11	GOUT	p	TODO		
DFT_IN_FPGA_PLL_BWADJ				p			
DFT_IN_FPGA_PLL_CLKF		0-12	GOUT	p	TODO		

Table 22 – continued from previous page

Table 22 – continued from previous page							
Port Name	Instance	Port bits	Route node type	Inverter	Documentation		
DFT_IN_FPGA_PLL_CLKOD		0-8	GOUT	p	TODO		
DFT_IN_FPGA_PLL_CLKR		0-5	GOUT	p	TODO		
DFT_IN_FPGA_PLL_CLK_SELECT	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_ENSAT			GOUT	p	TODO		
DFT_IN_FPGA_PLL_FASTEN			GOUT	p	TODO		
DFT_IN_FPGA_PLL_OUTRESET	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_OUTRESETALL	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_PWRDN	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_EXT_SEL			GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_PWRDN	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_RESET	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_TEST_DRV			GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_TEST_OUT			GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_TEST_REP			GOUT	p	TODO		
DFT_IN_FPGA_PLL_REG_TEST_SEL	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_RESET	1-3		GOUT	p	TODO		
DFT_IN_FPGA_PLL_STEP			GOUT	р	TODO		
DFT_IN_FPGA_PLL_TEST	1-3		GOUT	р	TODO		
DFT_IN_FPGA_PLL_TESTBUS_SEL		0-4	GOUT	p	TODO		
DFT_IN_FPGA_PSTDQSENA			GOUT	p	TODO		
DFT_IN_FPGA_QSPITESTEN			GOUT	p	TODO		
DFT_IN_FPGA_S2FAXICLK_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_SCANIN		0-389	GOUT	p	TODO		
DFT_IN_FPGA_SCAN_EN		0	GOUT	p	TODO		
DFT_IN_FPGA_SDMMCTESTEN			GOUT	p	TODO		
DFT_IN_FPGA_SPIMTESTEN			GOUT	p	TODO		
DFT_IN_FPGA_SPTESTEN	3-4		GOUT	p	TODO		
DFT_IN_FPGA_TEST_CKEN			GOUT	p	TODO		
DFT_IN_FPGA_TEST_CLK			DCMUX	p	TODO		
DFT_IN_FPGA_TEST_CLKOFF			GOUT	p	TODO		
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_USBMPTESTEN		0	GOUT	p	TODO		
DFT IN FPGA USBULPICLK TESTEN		0-1	GOUT	p	TODO		
DFT_IN_FPGA_VIOSCANCLK_TESTEN			GOUT	p	TODO		
DFT_IN_FPGA_VIOSCANEN			GOUT	p	TODO		
DFT_IN_FPGA_VIOSCANIN			GOUT	p	TODO		
DFT_IN_HPS_TESTMODE_N			GOUT	p	TODO		
DFT_OUT_FPGA_BIST_CPU_SO			GIN	i	TODO		
DFT_OUT_FPGA_BIST_L2_SO			GIN	i	TODO		
DFT OUT FPGA BIST PERI SO	0-2		GIN	i	TODO		
DFT OUT FPGA DLLLOCKED	-		GIN	i	TODO		
DFT OUT FPGA DLLSETTING		0-6	GIN	i	TODO		
DFT_OUT_FPGA_DLLUPDWNCORE			GIN	i	TODO		
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	i	TODO		
DFT_OUT_FPGA_HIODQSOUT		0-4-	GIN	i	TODO		
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	i	TODO		
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	i	TODO		
DFT_OUT_FPGA_HIOSCANOUT		0-4	GIN	i	TODO		
DFT_OUT_FPGA_IPSCOUT		0-1	GIN	i	TODO		
DI I_OUI_II OA_II SCOUI		0-4	OII.		TODO		

Table 22 – continued from previous page

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
DFT_OUT_FPGA_MEM_CPU_SO			GIN	i	TODO
DFT_OUT_FPGA_MEM_L2_SO			GIN	i	TODO
DFT_OUT_FPGA_MEM_PERI_SO	0-2		GIN	i	TODO
DFT_OUT_FPGA_OCTCLKUSRDFT			GIN	i	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	i	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	i	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	i	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	i	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	i	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	i	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	i	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	i	TODO
DFT_OUT_FPGA_VIOSCANOUT			GIN	i	TODO
DFX_IN_FPGA_T2_CLK			GOUT	p	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	p	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	p	TODO
DFX_OUT_FPGA_DATA		0-17	GIN	i	TODO
DFX_OUT_FPGA_DCLK			GIN	i	TODO
DFX_OUT_FPGA_OSC1_CLK			GIN	i	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	i	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	i	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE		0-4	GIN	i	TODO
DFX_OUT_FPGA_T2_DATAOUT			GIN	i	TODO
DFX_SCAN_CLK			GOUT	p	TODO
DFX_SCAN_DIN			GOUT	p	TODO
DFX_SCAN_DOUT			GIN	i	TODO
DFX_SCAN_EN			GOUT	p	TODO
DFX_SCAN_LOAD			GOUT	p	TODO
F2S_CTRL			GOUT	p	TODO
F2S_JTAG_ENABLE_CORE			GOUT	p	TODO

HPS_TPIU_TRACE

Port Name	Instance	Port bits	Route node type	Inverter	Documentation
TRACECLKIN			DCMUX	p	TODO
TRACECLK_CTL			GOUT	p	TODO
TRACE_DATA		0-31	GIN	i	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
TRACECLK			>	HPS_CLOCKS:TPIU_TRACE_CLK	TODO

2.4 Options

Name	Туре	Values	Default	Documentation
AL-	Bool	t/f	t	TODO
LOW_DEVICE_WID	E_OUTPUT_ENABLE	_DIS		
COMPRES-	Bool	t/f	f	Bitstream compres-
SION_DIS				sion flag
CRC_DIVIDE_ORDI	E R Num	• 0-8	8	TODO
		0-0		
CRC_ERROR_DETE	CBBON EN	t/f	f	TODO
CVPCIE MODE	Ram	0-3	0	TODO
CVP_CONF_DONE		t/f	t	TODO
DE-	Bool	t/f	t	TODO
VICE_WIDE_RESET	_EN			
DRIVE_STRENGTH	Ram	0-3	1	TODO
EXTER-	Num	10	100	Choose the (rough,
NAL_CLK_SPI		• 12		+/- 20%) frequency
		• 25 • 50		of the internal oscil-
		• 100		lator
		100		
IDCODE	Ram	00-ff		Low 8 bits of the ID-
				CODE of the device
IOCSR_READY_FRO	DMOGISR_DONE_EN	t/f	t	TODO
JTAG_ID	Ram	32 bits	fffffff	32-bits JTAG id
NCEO_DIS	Bool	t/f	t	TODO
OCT_DONE_DIS	Bool	t/f	t	TODO
OPT_A	Ram	0000-ffff		TODO
OPT_B	Ram	64 bits		TODO
RE-	Bool	t/f	t	TODO
	EFORE_TRISTATES_1	DIS		
RETRY_CONFIG_O		t/f	t	TODO
START_UP_CLOCK	Ram	00-ff	3f	TODO

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Грит	Time	Dina	Ciza in mm	Ciao in nino
Enum	Туре	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
 char pcie, gxb, hmc;
 uint16_t io, gpio;
};
struct variant_info {
  const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die_info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
 // ...
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- · variant its associated variant_info
- package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- · gpio number of fpga-usable gpios

The Variant fields are:

• name - name of the variant, for instance se120b

- · die its associated die info
- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

```
using pos_t = uint16_t;  // Tile position

static constexpr uint32_t pos2x(pos_t xy);
static constexpr uint32_t pos2y(pos_t xy);
static constexpr pos_t xy2pos(uint32_t x, uint32_t y);
```

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t y, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
```

(continued from previous page)

```
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                             // Port node id
enum block_type_t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex, int16_
→t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_t_
→bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt(pnode_t pn);
pn2bi(pnode_t pn);
constexpr int8_t
constexpr int16_t
                   pn2pi(pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE, and pnode_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

```
std::vector<pnode_t> p2p_from(pnode_t pn) const;
pnode_t p2p_to(pnode_t pn) const;
```

These two methods allow to find the direct connections between logic port nodes of different logic blocks. The connections being 1:N the p2p_from method can give multiple results while p2p_to only answers one node or the value 0

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

Alternatively the pos_get_bels() method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };

enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;

struct bmux_setting_t {
  block_type_t btype;
  pos_t pos;
  bmux_type_t mux;
  int midx;
  int type;
  bool def;
  uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
```

(continued from previous page)

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.7 Inverters management

```
enum invert_t {
    INV_NO,
    INV_YES,
    INV_PROGRAMMABLE,
    INV_UNKNOWN
};
invert_t rnode_is_inverting(rnode_t node) const;
```

The rnode_is_inverting method allows to know whether a given rnode is inverting. The information is not yet available for all nodes though.

```
struct inv_setting_t {
   rnode_t node;
   bool value;
   bool def;
};
std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.8 Pin/package management

```
enum pin_flags_t : uint32_t {
  PIN_IO_MASK = 0x00000007,
 PIN_DPP = 0x00000001, // Dedicated Programming Pin
PIN_HSSI = 0x00000002, // High Speed Serial Interface input
PIN_JTAG = 0x00000003, // JTAG
PIN_GPIO = 0x00000004, // General-Purpose I/O
  PIN HPS
                  = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
                = 0x00000020.
  PIN_DQS
  PIN_DQS_DIS = 0x00000030,
  PIN_DQSB = 0x00000040,
  PIN_DQSB_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00,
  PIN_DO_NOT_USE = 0x00000100,
  PIN\_GXP\_RREF = 0x00000200,
            = 0x00000300, \\ = 0x00000400,
  PIN_NC
  PIN_VCC
  PIN_VCCL_SENSE = 0x00000500,
  PIN_VCCN = 0x00000600,
  PIN_VCCPD
                = 0 \times 00000700
                = 0 \times 000000800.
  PIN VREF
  PIN_VSS
             = 0x00000900,
  PIN_VSS_SENSE = 0x000000a00,
struct pin_info_t {
  uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
  const char *function;
  const char *io_block;
  double r, c, 1, length;
  int delay_ps;
  int index;
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
const pin_info_t *pin_find_pnode(pnode_t pn) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- · flags flags describing the pin function

- name pin name, like A1
- function pin function as text, like "GND"
- io_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination. The pin_find_pos method looks up a pin from a gpio or hmc pnode.

3.9 Options

```
struct opt_setting_t {
 bmux_type_t mux;
 bool def;
  int type;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
  std::vector<uint8_t> r;
};
int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

3.11 HMC bypass

```
pnode_t hmc_get_bypass(pnode_t pn) const;
```

The hmc_get_bypass method gives the associated HMC port to a given one when in bypass mode. Specifically, to find the rnode corresponding to a given GPIO port connected to the HMC in bypass mode do:

- Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN). There should be only one even in the p2p_from case.
- Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independant)
- Get the associated routing node with pnode_to_rnode.

3.11. HMC bypass 143

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

mistral-cv bels <model>

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

mistral-cv comp <file.bt> <file.rbf>

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

mistral-cv diff <model> <file1.rbf> <file2.rbf>

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory and generated compressed per-die binary data that is embedded in the library. The source code generation is currently done with python programs (tools directory) and the binary data through the routes-to-bin executable.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001_

-3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.004.

→0003
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

5.3 Block muxes

The lists of block muxes and options muxes are independant of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
    0 off
    1 on !
    7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by '|', or they're set as one set per line start with an indented '*'.

The lab, mlab, ml0k, mlab and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.9 Binary data

5.9.1 Generation and embedding

The binary blocks are accessible as individual files as <chip>-r.bin in the libmistral build subdirectory. They're embedded into object files and linked in the library where they're accessed through symbols _binary_<chip>_r_bin_start and _binary_<chip>_r_bin_end.

The .bin files are generated with the routes-to-bin executable:

routes-to-bin mistral/data <chip> build/libmistral

The decompressed data starts by a header and is followed by a number of data blocks.

5.4. Logic blocks

5.9.2 Header

```
uint32_t off_rnode
uint32_t off_rnode_end
uint32_t off_rnode_hash
uint32_t off_line_info
uint32_t size_rnode_hash
uint32_t count_rnode
```

- off_rnode: offset from the start of the data of the routing node information block
- off_rnode: offset from the start of the data of the end of the routing node information block
- off_rnode_hash: offset from the start of the data of the routing node hash block
- off_line_info: offset from the start of the data of the line information block
- size_rnode_hash: number of entries in the routing node hash block
- count_rnode: number of routing nodes

5.9.3 Routing node information block

This block consists of a sequence of variable-length records, one per node. The non-variable part is in the structure rnode_base.

```
rnode_t node
uint8_t pattern
uint8_t target_count
uint16_t line_info_index
uint16_t driver_position
uint16_t padding
uint32_t fw_pos
rnode_t sources[]
union {float, rnode_t} targets[]
uint16_t target_positions[]
/* aligned to 32 bits */
```

- node: id of the routing node
- pattern: pattern number of the mux, 0xff if none
- target_count: number of taps on the metal line (can be zero)
- line_info_index: index in the line info table to the physical characteristics of the line (0xffff if none)
- driver_position: position of the driver in the line
- fw_pos: position of the mux in the firmware as x + y*width (0 if none)
- sources[]: array of sources, size = rmux patterns[pattern].span
- target[]: array of targets, either rnode_t or float with the capacitance
- target_position: array of the target positions along the line, bit 15 = target is a capacitance

The position of the end of the block is available in the global header to know when to stop when scanning. The class method rnode_next allows to go from one rnode_base to the next. The class method rnode_sources provides a pointer to the start of the sources array from the rnode_base object. The class method rnode_targets_rnode gives the target

array as a const rnode_t *, rnode_targets_caps gives the target array as const float *, rnode_targets_pos the positions as const uint16 t *.

5.9.4 Routing node hash

The block is composed of two parts, an opaque block with the bdz-ph lookup data, and a table of offsets in the routing node information block. The table is a offset size rnode opaque hash inside the block.

The method rnode_lookup does the hash lookup and provides a pointer to the rnode_base if the node exists.

5.9.5 Line information block

The block is an array of rnode_line_information structures.

```
float tc1
float tc2
float r85
float c
uint32_t length
```

- tc1: temperature compensation order 1 coefficient
- tc2: temperature compensation order 2 coefficient
- r85: resistance at 85C in ohms/um
- c: capacitance in fF/um
- length: length of the line in um

The temperature compensation formula for the resistance is based on a 2nd-order model around 25C: tc(t) = 1 + tc1 * (t-25) + tc2 * (t-25)**2. The resistance for a given temperature is r(t) = r85 * tc(t) / tc(85).

Some lines have length 1, it just means the drivers and taps are at the extremities only and the length has been folded in.

5.9. Binary data 151