Mistral documentation

Release 1.0

CONTENTS

1	The (Cyclone V FPGA	1
	1.1	The FPGAs	1
	1.2	Bitstream stucture	2
	1.3	Logic blocks	2
	1.4	Routing network	3
	1.5	Programmable inverters	3
2	Cyclo	oneV internals description	5
	2.1	Routing network	
	2.2	ϵ	6
	2.3	Peripheral logic blocks	
	2.4	Options	0
3	Cvol	oneV library usage	1
J	3.1	Library structure	
	3.2	Packages	
	3.3	Model information	
	3.4	pos, rnode and pnode	
	3.5	Routing network management	
	3.6	Logic block management	
	3.7	Inverters management	
	3.8	Pin/package management	
	3.9	Options	
	3.10	Bitstream management	
	3.11	HMC bypass	
4		mistral-cv command-line program 13	
	4.1	models	
	4.2	routes	
	4.3	routes2	
	4.4	cycle	
	4.5	bels	
	4.6	decomp	
	4.7	comp	
	4.8	diff	2
5	Mist	ral CycloneV library internals	3
	5.1	Structure	3
	5.2	Routing data	3
	5.3	Block muxes	4

5.4	Logic blocks	135
5.5	Inverters	135
5.6	Forced-1 bits	135
5.7	Packages	135
5.8	Models	135

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- · Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell $9 \rightarrow \text{cells } 0-9 \rightarrow \text{lab } (x, u-1)$ cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

Name	Instance	Туре	Values	Default	Documenta-
					tion
ARITH_SEL	0-9	Mux		lut	Select whether
			• adder		the data input
			• lut		of the FF is the
					LUTs or the
					adder

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
INAME	Instance	Туре	values	Delault	tion
BCLK_SEL	0-9	Mux		off	Select the clock
DCLK_SEL	0-9	Mux	• off	OII	
					input to the two bottom FFs
			• clk0		bottom FFS
			• clk1		
			• clk2		
BCLR_SEL	0-9	Num		0	Select the aclr
		- , , , , , , , , , , , , , , , , , ,	• 0-1		input to the two
					bottom FFs
BDFF0	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1	0-9	Mux		reg	Select between
			• reg		LUT and FF for
			• nlut		that output
BDFF1L	0-9	Mux		reg	Select between
DDITTL	0-9	Mux	• reg	reg	LUT and FF for
			• nlut		
			· mut		that output
BEF_SEL	0-9	Mux		e	Select which
_			• e		input goes to the
			• f		sdata input of
					the two bottom
					FFs
BPKREG0	0-9	Bool	t/f	f	Force the top
					FF of the bot-
					tom half to get
					its input from
			- 12		tef_sel
BPKREG1	0-9	Bool	t/f	f	Force the bot-
					tom FF of the
					bottom half to
					get its input
7.00					from tef_sel
BSCLR_DIS	0-9	Bool	t/f	f	Disable sync
					clear for the
					bottom half
BSLOAD_EN	0-9	Bool	t/f	f	Select whether
					to enable the
					sync load line of
					the two bottom
D EEEDDACK	CLW O	Name			FFs
B_FEEDBACK_	2HFA	Num	. 0.1	0	Select which of
			• 0-1		the FFs goes to
					the bottom feed-
					back line

Table 1 – continued from previous page

LUT_MASK	Name	Instance	Type	Values	Default	Documenta- tion
SHARE	LUT_MASK	0-9	Ram	64 bits	0	LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48-
TCLK_SEL 0-9 Mux off Select the clock input to the two top FFs TCLR_SEL 0-9 Num 0 Select the aclr input to the two top FFs TDFF0 0-9 Mux reg Select between LUT and FF for that output TDFF1 0-9 Mux reg Select between LUT and FF for that output TDFF1L 0-9 Mux reg Select between LUT and FF for that output TDFF1L 0-9 Mux reg Select between LUT and FF for that output	MODE	0-9	Mux	• 15_ft • 15_fb • 15_ftb • 16 • 16_ft • 16_ft • 16_ftb • 17_e0 • 17_e0_ft • 17_e0_ft • 17_e1_ft • 17_e1_ft		
TCLR_SEL 0-9 Num 0 Select the aclr input to the two top FFs TDFF0 0-9 Mux reg Num 1 reg Select between LUT and FF for that output TDFF1 0-9 Mux reg nlut reg Select between LUT and FF for that output TDFF1L 0-9 Mux reg Select between LUT and FF for that output	SHARE	0-9	Bool	t/f	f	line to the addi-
TDFF0 O-9 Mux reg reg LUT and FF for that output TDFF1 O-9 Mux reg reg Select between LUT and FF for that output reg reg Select between LUT and FF for that output reg LUT and FF for that output reg LUT and FF for that output	TCLK_SEL	0-9	Mux	• clk0 • clk1	off	input to the two
TDFF0 0-9 Mux • reg • nlut TDFF1 0-9 Mux • reg • nlut reg • select between LUT and FF for that output reg Select between LUT and FF for that output reg • LUT and FF for that output TDFF1L 0-9 Mux • reg • reg • reg • LUT and FF for that output	TCLR_SEL	0-9	Num	• 0-1	0	input to the two
TDFF1L 0-9 Mux reg LUT and FF for that output * reg * nlut reg * Select between LUT and FF for LUT and FF for LUT and FF for that output reg * Select between LUT and FF for LUT and FF f	TDFF0	0-9	Mux		reg	Select between LUT and FF for
• reg LUT and FF for	TDFF1	0-9	Mux		reg	LUT and FF for
	TDFF1L	0-9	Mux		reg	LUT and FF for

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
TEF_SEL	0-9	Mux		e	Select which
			• e		input goes to the
			• f		sdata input of
					the two top FFs
TPKREG0	0-9	Bool	t/f	f	Force the top FF
					of the top half
					to get its input
TPKREG1	0-9	Bool	t/f	f	from tef_sel Force the bot-
IFKKEGI	0-9	BOOI	V1	1	tom FF of the
					top half to get
					its input from
					tef_sel
TSCLR_DIS	0-9	Bool	t/f	f	Disable sync
			,,-		clear for the top
					half
TSLOAD_EN	0-9	Bool	t/f	f	Select whether
					to enable the
					sync load line of
					the two top FFs
T_FEEDBACK_	SB01-9	Num		0	Select which of
			• 0-1		the FFs goes to
					the top feedback
A CL DO DAY		D 1	. 10	6	line
ACLR0_INV		Bool	t/f	f	Optional in-
					verter for asynchronous
					clear 0
ACLR0_SEL		Mux		gin1	Selects between
1102110_022		111011	• gin1	8	clock and data
			• clki2		for async clear 0
ACLR1_INV		Bool	t/f	f	Optional in-
					verter for
					asynchronous
					clear 1
ACLR1_SEL		Mux	_	gin0	Selects between
			• gin0		clock and data
			• clki3		for async clear 1
BTO_DIS		Bool	t/f	f	When disabled,
					allows carry
					in/share in from
					local cell 4 into
					local cell 5

Table 1 – continued from previous page

	т		nued from previous pa		
Name	Instance	Туре	Values	Default	Documenta- tion
BYPASS_DIS		Bool	t/f	t	Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)
CLK0_INV		Bool	t/f	f	Optional inverter for clock
CLK0_SEL		Mux	• clka • clkb	clka	Selects between the two inter- medaite clock lines for clock 0
CLK1_INV		Bool	t/f	f	Optional inverter for clock
CLK1_SEL		Mux	• clka • clkb	clka	Selects between the two inter- medaite clock lines for clock 1
CLK2_INV		Bool	t/f	f	Optional inverter for clock 2
CLK2_SEL		Mux	• clka • clkb	clka	Selects between the two inter- medaite clock lines for clock 2
CLKA_SEL		Mux	• clki0 • gin2	clki0	Selects between clock and data for the clka intermediate line
CLKB_SEL		Mux	• clki1 • gin3	clki1	Selects between clock and data for the clkb intermediate line
DFT_MODE		Mux	 off on dft_pprog	on	TODO
EN0_EN		Bool	t/f	t	Enables the enable 0 line (else always on)
EN0_NINV		Bool	t/f	t	Optional inverter for enable 0
					tinues on nevt nage

Table 1 – continued from previous page

Name Insta		Values	Default	Documenta-
EN0_SEL	Mux	• gin1 • gin3	gin1	Source selection for enable 0
EN1_EN	Bool	t/f	t	Enables the enable 1 line (else always on)
EN1_NINV	Bool	t/f	t	Optional inverter for enable
EN1_SEL	Mux	• gin0 • gin3	gin3	Source selection for enable 1
EN2_EN	Bool	t/f	t	Enables the enable 2 line (else always on)
EN2_NINV	Bool	t/f	t	Optional inverter for enable 2
EN_SCLK_LOAD_WHA	AT Bool	t/f	f	Unclear, possi- bly source selec- tion for enable 2
REGSCAN_LATCH_EN	Bool	t/f	f	TODO
SCLR_INV	Bool	t/f	f	Optional inverter for synchronous clear
SCLR_MUX	Mux	• gin3 • gin2	gin3	Source selection for sync clear, possibly more subtle (interac- tion with en2 and sload)
SLOAD_INV	Bool	t/f	t	Optional inverter for synchronous load
SLOAD_SEL	Mux	• gin0 • gin3	gin0	Source selection for sync load, possibly more subtle (interac- tion with en2 and sclr)

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
TTO_DIS		Bool	t/f	f	When disabled,
					allows carry
					in/share in from
					the lab at (x,
					y+1) cell 9 into
					local cell 0

Port	In-	Port	Route	Documentation
Name	stance	bits	node type	
A	0-9		GOUT	Data input to the lab cell
ACLR		0-1	TCLK	Common clock inputs for asynchronous clear of the FFs
В	0-9		GOUT	Data input to the lab cell
С	0-9		GOUT	Data input to the lab cell
CLKIN		0-1	TCLK	Common clock inputs for clocking of the FFs
D	0-9		GOUT	Data input to the lab cell
DATAIN		0-3	GOUT	Common data inputs for enables, sync clear and load
E0	0-9		GOUT	Data input to the lab cell
E1	0-9		GOUT	Data input to the lab cell
F0	0-9		GOUT	Data input to the lab cell
F1	0-9		GOUT	Data input to the lab cell
FFB0	0-9		GIN	Output from either the top FF of the bottom hslf of the lab cell or the
				bottomlut to data routing
FFB1	0-9		GIN	Output from either the bottom FF of the bottom hslf of the lab cell or
				the bottom lut to data routing
FFB1L	0-9		LD	Output from either the bottom FF of the bottom hslf of the lab cell or
				the bottom lut to local dispatch
FFT0	0-9		GIN	Output from either the top FF of the top hslf of the lab cell or the top
				lut to data routing
FFT1	0-9		GIN	Output from either the bottom FF of the top hslf of the lab cell or the
				top lut to data routing
FFT1L	0-9		LD	Output from either the bottom FF of the top hslf of the lab cell or the
				top lut to local dispatch

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.




Fig. 2: One of the 10 cells of the LAB.




Fig. 3: The 16 possible interconnection modes.

Name	Instance	Туре	Values	Default	Documenta- tion
MADDG_VOLTA	I GE	Mux	• vccl • vcchg	vccl	TODO
MCRG_VOLTAC	E	Mux	• vechg • vecl	vechg	TODO
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LAT	CH_EN	Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE_	LENGTH	Num	• 500 • 650 • 800 • 950	500	TODO

2.2.3 DSP

The DSP blocks provide a multiply-adder with either three 9x9, two 18x18 or one 27x27 multiply, and the 64-bits accumulator. Its large number of inputs and output makes it span two tiles vertically.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Туре	Values	Default	Documentation
ACC_INV	Bool	t/f	f	TODO
AX_SIGNED	Bool	t/f	f	TODO
AY_SIGNED	Bool	t/f	f	TODO
BX_SIGNED	Bool	t/f	f	TODO
BY_SIGNED	Bool	t/f	f	TODO
CAS-	Bool	t/f	f	TODO
CADE_1ST_EN				
CASCADE_EN	Bool	t/f	f	TODO
CE_SMUX0_FORCE	Bool	t/f	f	TODO
CE_SMUX0_INV	Bool	t/f	f	TODO
CE_SMUX1_FORCE	Bool	t/f	f	TODO
CE_SMUX1_INV	Bool	t/f	f	TODO
CE_SMUX2_FORCE	Bool	t/f	f	TODO
CE_SMUX2_INV	Bool	t/f	f	TODO
CHAIN_OUTPUT_E	NBool	t/f	f	TODO
CLK_AX17_SEL	Num		0	TODO
		• 0-2		
CLK_AYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_BX17_SEL	Num	. 0.2	0	TODO
		• 0-2		

Table 2 – continued from previous page

Name Type CLK_BYZ17_SEL Num CLK_DYN_CTRL_SENUM CLK_OPREG_SEL Num CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mum CLK_SMUX1_SEL Mum CLK_SMUX1_SEL Mum CLK_SMUX2_INV Book CLK_SMUX2_INV Book CLK_SMUX2_INV Book CLK_SMUX2_INV Book CLK_SMUX2_SEL Mum CLK_SMUX2_SEL	um ool ool	• 0-2 • 0-2 • 0-2 t/f t/f • labclk0	Default 0 0 0 f	TODO TODO
CLK_DYN_CTRL_SENU CLK_OPREG_SEL Nu CLK_SMUX0_INV Boo CLK_SMUX0_INV Boo CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	um ool ool	• 0-2 • 0-2 t/f t/f	0 0 f	TODO
CLK_OPREG_SEL Nu. CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	um ool ool	• 0-2 • 0-2 t/f t/f	0 f	TODO
CLK_OPREG_SEL Nu. CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	um ool ool	• 0-2 t/f t/f	0 f	TODO
CLK_OPREG_SEL Nu. CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	um ool ool	• 0-2 t/f t/f	0 f	TODO
CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	ool ool	• 0-2 t/f t/f	f	
CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	ool ool	t/f t/f	f	
CLK_SMUX0_INV Book CLK_SMUX0_INV Book CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu	ool ool	t/f t/f	f	
CLK_SMUX0_INV Box CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Box	ool	t/f t/f		Mono
CLK_SMUX0_INV Box CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Box	ool	t/f		TORO
CLK_SMUX0_INV Box CLK_SMUX0_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Box	ool	t/f		TODO
CLK_SMUX1_SEL Mu CLK_SMUX1_SEL Mu CLK_SMUX2_INV Boo				TODO
CLK_SMUX1_SEL Mu CLK_SMUX2_INV Boo	lux	• labclk0	labclk0	TODO
CLK_SMUX2_INV Boo		Idociko	Idociko	TODO
CLK_SMUX2_INV Boo		• lsim6		
CLK_SMUX2_INV Boo		- 1311110		
CLK_SMUX2_INV Boo	liix		labclk1	TODO
		• labclk1	incom i	1000
		• lsim8		
		1311110		
	001	t/f	f	TODO
0211_01112_022 1110			labclk2	TODO
		• labclk2	14001112	1020
		• lsim0		
		1311110		
COEF_H Rai	am	144 bits	0	TODO
COEF_INPUT_EN Boo	ool	t/f	f	TODO
COEF_L Rai	am	144 bits	0	TODO
DEC_INV Boo	ool	t/f	f	TODO
DE- Boo	ool	t/f	f	TODO
LAY_CASCADE_AY_EN	N			
DE- Boo	ool	t/f	f	TODO
LAY_CASCADE_BY_EN	N			
DFT_CLK_DIS Boo	ool	t/f	t	TODO
DFT_ITG_EN Boo	ool	t/f	f	TODO
DFT_TDF_EN Boo	ool	t/f	f	TODO
DOU- Boo	ool	t/f	f	TODO
BLE_ACC_EN				
IDI- Mu	lux		bypass	TODO
REG_ACC_CTRL		• bypass		
		• reg		
		-		
IDI- Mu	lux		bypass	TODO
REG_DEC_CTRL		• bypass		
		• reg		
		-		
IDI- Mu			bypass	TODO
REG_PRELOAD_CTRL	lux			
		 bypass 		
		bypassreg		
			bypass	TODO

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
IDIREG_SUB	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_AX	Mux		bypass	TODO
INCLO_CTKL_/IA	IVIUX	• bypass	bypass	TODO
		• reg		
INREG_CTRL_AY	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_AZ	Mux		bypass	TODO
		• bypass		
		• reg		
INDEC CERT PX) M		1	TODO
INREG_CTRL_BX	Mux	• bypass	bypass	TODO
		• reg		
INREG_CTRL_BY	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BZ	Mux		bypass	TODO
name_erae_bz	171671	• bypass	oj puss	1020
		• reg		
MODE	Mux	- thus - 0-0	two_18x19	TODO
		three_9x9two_18x19		
		• one_27x27		
		•		
		sum_of_2_18	8x19	
		•	1 26	
		one_18x18_p	olus_36	
NCLR0_INV	Bool	t/f	f	TODO
NCLR0_SEL	Mux		labclk3	TODO
		• labclk3		
		• lsim2		
NCLR1_INV	Bool	t/f	f	TODO
NCLR1_INV NCLR1_SEL	Mux	V1	labclk4	TODO
T.OBKI_SDD	1720/2	• labclk4	I I I I I I I I I I I I I I I I I I I	1020
		• lsim3		
				continues on payt page

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
OREG_CTRL	Mux		bypass	TODO
		 bypass 		
		• reg		
PAR-	Bool	t/f	f	TODO
TIAL_RECONFIG_I	BN			
PREADDER_EN	Mux		off	TODO
		• off		
		• add		
		• sub		
PRELOAD	Ram	00-3f	0	TODO
PRELOAD_INV	Bool	t/f	f	TODO
PROGINV	Ram	108 bits	0	TODO
SUB_INV	Bool	t/f	f	TODO
SYS-	Bool	t/f	f	TODO
TOLIC_REG_EN				

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-4	TCLK	TODO
DATAIN		0-127	GOUT	TODO
DATAOUT		0-73	GIN	TODO

2.2.4 M10K

The M10K blocks provide $10240 \ (256*40)$ bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documenta-
					tion
A_ADDCLR_EN		Bool	t/f	f	TODO
A_DATA_FLOW	THRU	Bool	t/f	f	TODO
A_DATA_WIDT	H	Num	1.2	40	TODO
			• 1-2		
			• 5		
			• 10		
			• 20		
			• 40		
A DMV DWDW	NT.	Ram	0-f	6	TODO
A_DMY_PWDW					
A_FAST_READ		Bool	t/f	f	TODO
A_FAST_WRITE		Mux		off	TODO
			• off		
			• fast		
			• slow		

Table 3 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
A OLUMOLD EN		24		or.	tion
A_OUTCLR_EN		Mux	, and	off	TODO
			• off		
			• reg		
			• lat		
A_OUTEN_DELA	Y	Ram	0-7	1	TODO
A_OUTEN_PUL\$F		Ram	0-3	3	TODO
A_OUTPUT_SEL		Mux		async	TODO
			• async		
			• reg		
A_SAEN_DELAY		Ram	0-7	0	TODO
A_SA_WREN_DE	LAY	Ram	0-3	0	TODO
A_WL_DELAY	L. 11	Ram	0-3	1	TODO
A_WR_TIMER_PU	ILSE	Ram	00-1f	06	TODO
BIST_MODE		Bool	t/f	f	TODO
BOT_1_ADDCLR_	SEL.	Num	U I	0	TODO
POI_I_ADDCLK_	_OLL	Nulli	• 0-1		1000
			U-1		
BOT_1_CORECL K	SEL	Num		0	TODO
		- 1,0,000	• 0-1		
BOT_1_INCLK_SI	EL	Num		0	TODO
			• 0-1		
BOT_1_OUTCLK_	SEL	Num		0	TODO
			• 0-1		
BOT_1_OUTCLR_	SEL	Num		0	TODO
			• 0-1		
BOT_CE0_INV		Bool	t/f	f	TODO
BOT_CEO_NV		Num	U1	0	TODO
DOI_CEU_SEE		Nulli	• 0-1		1000
			0 1		
BOT_CE1_INV		Bool	t/f	f	TODO
BOT_CE1_SEL		Num		0	TODO
			• 0-1		
BOT_CLK_INV		Bool	t/f	f	TODO
BOT_CLK_SEL		Num		0	TODO
			• 0-1		
BOT_CLR_INV		Bool	t/f	f	TODO
BOT_CLR_SEL		Num	41	0	TODO
DOI_CDK_DDD		Tuili	• 0-1		1000
			01		1

Table 3 – continued from previous page

			nued from previous		
Name	Instance	Туре	Values	Default	Documenta- tion
BOT_CORECLK	SEL	Num	• 0-2	0	TODO
BOT_INCLK_SE	L	Num	• 0-2	0	TODO
BOT_OUTCLK_	SEL	Num	• 0-1	0	TODO
BOT_R_INV		Bool	t/f	f	TODO
BOT_R_SEL		Num	• 0-2	0	TODO
BOT_W_INV		Bool	t/f	f	TODO
BOT_W_SEL		Num	• 0-2	0	TODO
B_ADDCLR_EN		Bool	t/f	f	TODO
B_DATA_FLOW		Bool	t/f	f	TODO
B_DATA_WIDTE	H	Num	• 1-2 • 5 • 10 • 20 • 40	1	TODO
B_DMY_DELAY		Ram	0-3	1	TODO
B_DMY_DELAY		Ram	0-3	1	TODO
B_DMY_PWDW	N	Ram	0-f	6	TODO
B_FAST_READ		Bool	t/f	f	TODO
B_FAST_WRITE		Mux	• off • fast • slow	off	TODO
B_OUTCLR_EN		Mux	• off • reg • lat	off	TODO
B_OUTEN_DEL	AY	Ram	0-7	1	TODO
B_OUTEN_PULS		Ram	0-3	3	TODO
B_OUTPUT_SEL		Mux	• async	async	TODO
B_SAEN_DELAY	7	Ram	0-7	0	TODO
B_SA_WREN_D		Ram	0-3	0	TODO
B_WL_DELAY		Ram	0-3	1	TODO

Table 3 – continued from previous page

Name II	nstance Type	Value:	, ,	
		00.10		tion
B_WR_TIMER_PU		00-1f	06	TODO
DIS-	Bool	t/f	t	TODO
ABLE_UNUSED				Topo
ITG_LFSR	Bool	t/f	f	TODO
PACK_MODE	Bool	t/f	f	TODO
PR_EN	Bool	t/f	f	TODO
TDF_ATPG	Bool	t/f	f	TODO
TEST_MODE_OFF		t/f	t	TODO
TOP_ADDCLR_\$E	L Num	• (0	TODO
TOP_CE0_INV	Bool	t/f	f	TODO
TOP_CE0_SEL	Num	• (0	TODO
TOP_CE1_INV	Bool	t/f	f	TODO
TOP CE1 SEL	Num		0	TODO
101_021_022	1 (0.11)	• (1020
TOP_CLK_INV	Bool	t/f	f	TODO
TOP_CLK_SEL	Num	• ()-1	TODO
TOP_CLR_INV	Bool	t/f	f	TODO
TOP_CLR_SEL	Num	• (0	TODO
TOP_CORECLK_SI	EL Num	• (0	TODO
TOP_INCLK_SEL	Num	• (0	TODO
TOP_OUTCLK_\$E	L Num	• (0	TODO
TOP_OUTCLR_\$EI	L Num	• (0	TODO
TOP_R_INV	Bool	t/f	f	TODO
TOP_R_SEL	Num		0	TODO
)-2	
TOP_W_INV	Bool	t/f	f	TODO
TOP_W_SEL	Num	• (0	TODO
TRUE_DUAL_POR	T Bool	t/f	f	TODO
RAM 0	0-255 Ram	40 bits	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ACLR		0-1	GOUT	Asynchronous clear
ADDRA		0-11	GOUT	Address for port A
ADDRB		0-11	GOUT	Address for port B
ADDRSTALLA			GOUT	Lock address on port A
ADDRSTALLB			GOUT	Lock address on port B
BYTEENABLEA		0-1	GOUT	Write enables for the two halves of port A
BYTEENABLEB		0-1	GOUT	Write enables for the two halves of port B
CLKIN		6-7	GOUT	Clock inputs, only 0-1 and 6-7 used
CLKIN		0-5	TCLK	Clock inputs, only 0-1 and 6-7 used
DATAAIN		0-19	GOUT	Input data for port A
DATAAOUT		0-19	GIN	Output data for port A
DATABIN		0-19	GOUT	Input data for port B
DATABOUT		0-19	GIN	Output data for port A
ENABLE		0-3	GOUT	Clock enables
RDEN		0-1	GOUT	Read enables
WREN		0-1	GOUT	Write enables

2.3 Peripheral logic blocks

2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documenta- tion
IOCSR_STD	0-3	Mux	• nvr_high • nvr_low • vr • dis	nvr_high	TODO
OUT- PUT DUTY CY	0-3 CLE_DELAY_FAL	Bool	t/f	f	TODO
OUT-	0-3 CLE_DELAY_PS	Num	• 0 • 50 • 100 • 150	0	TODO
OUT-	0-3 CLE_DELAY_RISE	Bool	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW_RATE_SI	OW3	Bool	t/f	f	TODO
TERMINA-	0-3	Mux		regio	TODO
TION_CONTRO			• regio • rupdn	10810	1020
TERMINA- TION_CONTRO	0-3 L SHIFT	Bool	t/f	f	TODO
TERMINA- TION_MODE	0-3	Mux	 pds rs_static rt_pds_dyn rt_rs_dynar rt_static 		TODO
USE_BUS_HOL	D 0-3	Bool	t/f	f	TODO
USE_OPEN_DR.		Bool	t/f	f	TODO
USE_PCI_DIOD	E_CCLAMP	Bool	t/f	f	TODO
USE_WEAK_PU	LDI3P	Bool	t/f		TODO
DRIVE_STRENG	T10H3	Mux	• off • prog_gnd • prog_pwr • lvds_1r • lvds_3r • v3p0_pci_p • v3p0_lvttl_ • v3p0_lvttl_ • v3p0_lvttl_	4ma 8ma	TODO
22			Chapter 2	.612 ycloneV inte	rnals description
			v3p3_lvttl_	4ma	
			v3n0_lvcm	os 4ma	

Port Name	Instance	Port bits	Route node type	Documentation
ACLR	0-3		GOUT	TODO
BSLIPMAX	0-3		GIN	TODO
CEIN	0-3		GOUT	TODO
CEOUT	0-3		GOUT	TODO
CLKIN_IN	0-3	0-1	DCMUX	TODO
CLKIN_OUT	0-3	0-1	DCMUX	TODO
DATAIN	0-3	0-3	GOUT	TODO
DATAOUT	0-3	0-4	GIN	TODO
OEIN	0-3	0-1	GOUT	TODO
SCLR	0-3		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ACLR	0-3		<	HMC:PHYDDIOADDRACLR	TODO
ACLR	1		<	HMC:PHYDDIOBAACLR	TODO
ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
ACLR	2		<	HMC:PHYDDIOWENACLR	TODO
COMBOUT	0		>	CMUXCR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXCR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXHG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXHG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXHR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXHR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXVG:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXVG:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	CMUXVR:CLKPIN	Raising-edge clock pin to clock mux
COMBOUT	1		>	CMUXVR:NCLKPIN	Falling-edge clock pin to clock mux
COMBOUT	0		>	FPLL:CLKIN	Raising-edge or differential clock pin to pll
COMBOUT	2		>	FPLL:ZDB_IN	Zero-delay buffer pin to pll
DATAIN	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOBADOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOCASNDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIOCKDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIOCKNDOUT	TODO
DATAIN	0-1	0-3	<	HMC:PHYDDIOCSNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIODMDOUT	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIODQSBDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIODQSDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAIN	3	0-3	<	HMC:PHYDDIORASNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIORESETNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOWENDOUT	TODO
DATAOUT	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO
				-	continues on next page

Table 4 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
OEIN	0-3	0-1	<	HMC:PHYDDIODQOE	TODO
OEIN	1	0-1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0	0-1	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	3		<	FPLL:EXTCLK	TODO

2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta-
					tion
	LAY_CHAIN_LEN		0-3	0	TODO
DE- LAY_CHAIN_CO	NTROL_INPUT	Mux	• dll1in • dll2in • core_in • sel_0	dll1in	TODO
DE-		Bool	t/f	f	TODO
	TCHES_BYPASS				
	OVRD_REG_EN	Bool	t/f	f	TODO
DFT_RB_RSCAN	OVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID		Num	• 0 • 8 • 16 • 32	8	TODO
DQS_DELAY_C	HAIN_PWDOWN_	D B ToDEF_DIS	t/f	t	TODO
	HAIN_PWDOWN_		t/f	f	TODO
DQS_DELAY_C	HAIN_RB_ADDI_I	E NB ool	t/f	f	TODO
DQS_DELAY_C	HAIN_RB_CO	Ram	0-3	3	TODO
	HAIN_TWO_DLY_	E B lool	t/f	t	TODO
DQS_ENABLE_S	SEL	Mux	combi_pstpstht_pstpst_ena	combi_pst	TODO
DQS_PHASE_TF	ANSFER_NEG_E	NBool	t/f	f	TODO
DQS_POSTAMB	LE_EN	Bool	t/f	f	TODO
DQS_POSTAMB	LE_NEJ_SEL	Mux	• cff • ip_sc	cff	TODO

Table 5 – continued from previous page

Name Instance	Type	Values	Default	Documenta-
	,,,,			tion
DQS_PWR_SVG_EN	Bool	t/f	t	TODO
HR_CLK_PST_INV	Bool	t/f	t	TODO
HR_CLK_PST_SEL	Mux		seq_hr_clk	TODO
		•	I	
		dqs_clkout		
		•		
		seq_hr_clk		
PST_DQS_CLK_INV_PHASE_IN	V Bool	t/f	f	TODO
PST_DQS_CLK_INV_PHASE_SE	L Mux		cff	TODO
		• cff		
		• ip_sc		
PST_DQS_DELAY_CHAIN_LEN		0-3	0	TODO
PST_USE_PHASECTRLIN	Bool	t/f	f	TODO
RBT_BYPASS_VAL	Ram	0-1	0	TODO
RBT_NEJ_OCT_HALFT_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_INV	Bool	t/f	f	TODO
RB_2X_CLK_OCT_EN	Bool	t/f	f	TODO
RB_2X_CLK_OCT_INV	Bool	t/f	f	TODO
RB_ACLR_LFIFO_EN	Bool	t/f	f	TODO
RB_ACLR_PST_EN	Bool	t/f	f	TODO
RB_BYP_OCT_SEL	Mux		bypass_val	TODO
		• combi		
		• reg		
		• reg_2x		
		• by-		
		pass_val		
RB_CLK_AC_EN	Bool	t/f	f	TODO
RB_CLK_AC_INV	Bool	t/f	t	TODO
RB_CLK_DQ_EN	Bool	t/f	f	TODO
RB_CLK_HR_EN	Bool	t/f	f	TODO
RB_CLK_OP_EN	Bool	t/f	f	TODO
RB_CLK_OP_SEL	Mux		clk0	TODO
		• clk0		
		• delay_clk		
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		•		
		seq_hr_clk		
		10		
RB_HR_BYPAS\$_CFF_EN	Bool	t/f	t	TODO

Table 5 – continued from previous page

Name Instance	Type	d from previous pa	Default	Documenta-
Traine motarioe	Type	Values	Boldan	tion
RB_HR_BYPASS_SEL_IPEN	Mux		cff	TODO
RD_INC_DITAGO_SED_II E.V	With	• cff		1000
		• ip_sc		
		1p_sc		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_HR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		•		
		seq_hr_clk		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f	t	TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T7_DQS_SEL_DQS_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		10		
RB_VFIFO_EN	Bool	t/f	f	TODO
RDFT_ITG_XOR_EN	Bool	t/f	f	TODO
RX-	Ram	0-1	0	TODO
CLK_01_SEL				
RX-	Ram	0-1	0	TODO
CLK_45_SEL				
RX-	Ram	0-1	0	TODO
CLK_89_SEL				
	_		L ()	TODO
RX-	Ram	0-1	0	TODO
RX- CLK_CD_SEL				
RX-	Ram	0-1	0	TODO

Table 5 – continued from previous page

Mama	Instance		nued from previous p		Desuments
Name	Instance	Type	Values	Default	Documenta- tion
TX-		Ram	0-1	0	TODO
CLK_67_SEL		Kam	0 1		ТОВО
TX-		Ram	0-1	0	TODO
CLK_AB_SEL		Tuni			1020
TX-		Ram	0-1	0	TODO
CLK_EF_SEL					1020
UP-		Mux		sel1	TODO
DATE_ENABLE	INPUT		• sel1	1 2222	
_	Ţ		• sel2		
			• core		
			• sel0		
BITSLIP_CFG	0-15	Num		1	TODO
_			• 1-11		
CE_OEREG_TIE	EOOH <u>5</u> EN	Bool	t/f	f	TODO
CE_OUTREG_T		Bool	t/f	f	TODO
DDIO_OE_EN	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL		Mux		clkout0	TODO
			• clkout0		
			• dq_clk		
			• dqs_clk		
			• addr_clk		
			_		
FIFO_MODE_SI	EL0-15	Mux		fifo_hr_mode	TODO
			•		
			fifo_hr_m	node	
			•		
			fifo_fr_m	ode	
			• bit-		
			slip_mod	e	
			•		
			des_bs_ir	nput	
			•		
			des_io_in	put	
			•		
			ser_outpu	ıt	
FIFO_RCLK_IPI	EN0-15	Mux		cff	TODO
			• cff		
			• ip_sc		
FIFO_RCLK_SE	L 0-15	Mux		vcc	TODO
			• clkin1		
			• dqs_clk		
			•		
			seq_hr_cl	k	
			• vcc		
				oonti.	nues on next page

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documenta- tion
IN- PUT_PATH_CE_	0-15 IN	Bool	t/f	f	TODO
IN- PUT_REG0_SEL	0-15	Mux	sel_bypass sel_group_ sel_cdatam sel_cdatam	fifo0 axin0	TODO
IN- PUT_REG1_SEL	0-15	Mux	sel_bypass sel_group_ sel_cdatam sel_cdatam	fifo1 axin1	TODO
IN- PUT_REG2_SEL		Mux	sel_bypass sel_group_ sel_cdatam sel_cdatam	fifo2 nxin2 nxin7	TODO
IN- PUT_REG3_SEL	0-15	Mux	sel_bypass sel_group_ sel_cdatam sel_cdatam	fiifo3 axin3	TODO

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
Hamo	motarioo	1,00	Valado	Boladit	tion
IN-	0-15	Mux		sel_bypass	TODO
PUT_REG4_SEL			•	51	
			sel_bypass		
			•		
			sel_locked_	dpa	
			•		
			sel_cdatam	xin4	
			•		
			sel_cdatam	xin9	
IN-	0-15	Ram	0-1	0	TODO
REG_POWER_U			10		mono
IN-	0-15	Bool	t/f	f	TODO
REG_SCLR_EN			0.1		TODO
IN-	0-15	Ram	0-1	0	TODO
REG_SCLR_VAI		Bool	t/f	4	TODO
IP_SC_OR_FIFO	_		V1	t cff	TODO
IP_SC_OR_FIFO	_DELS	Mux	• cff	CII	1000
			• ip_sc		
IR_FIFO_RCLK_	INIXI 5	Bool	t/f	f	TODO
IR_FIFO_TCLK_	T	Bool	t/f	f	TODO
OEREG_ACLR_	7	Bool	t/f	f	TODO
OEREG_CLK_IN		Bool	t/f	f	TODO
OEREG_HR_CL		Bool	t/f	f	TODO
OEREG_OUTPU		Mux	U1	sel_oe0	TODO
OLKLO_OUTFO		IVIUX	• sel_oe0	361_060	TODO
			• sel_1x		
			•		
			sel_1x_dela	av	
			• sel_2x		
			_		
OEREG_POWER	_UH 5STATE	Ram	0-1	0	TODO
OEREG_SCLR_I		Ram	0-1	0	TODO
OEREG_SCLR_I		Bool	t/f	f	TODO
OE_2X_CLK_EN	0-15	Bool	t/f	f	TODO
OE_2X_CLK_IN	V0-15	Bool	t/f	f	TODO
OE_HALF_RAT	E_ (BY5 PASS	Bool	t/f	t	TODO
OE_HALF_RAT	E_OPIESN	Mux		cff	TODO
			• cff		
			• ip_sc		
OUT-	0-15	Mux		sdr	TODO
REG_MODE_SE	IL.		• sdr		
			• ddr		
					LIGE ON NOVE NAME

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
OUT	0.15	M		1	tion
OUT-	0-15	Mux		sel_iodout0	TODO
REG_OUTPUT_	SEL		1 1 1 10		
			sel_iodout0		
			• sel_sdr		
			•		
			sel_sdr_del	ay	
			• sel_2xff		
OUT-	0-15	Ram	0-1	0	TODO
REG_POWER_U	P_STATE				
OUT-	0-15	Bool	t/f	f	TODO
REG_SCLR_EN					
OUT-	0-15	Ram	0-1	0	TODO
REG_SCLR_VA	L				
RBE_HRATE_C		Mux		clkout1	TODO
_ _			• clkout1		
			• hr_clk		
RBOE_LVL_FR_	C 0.K 5EN	Bool	t/f	f	TODO
RBOE_LVL_FR	COAK5INV	Bool	t/f	f	TODO
RB FIFO WCLI	C OE:N\5	Bool	t/f	f	TODO
RB_FIFO_WCLI		Bool	t/f	f	TODO
RB_FIFO_WCLI		Mux		clkin0	TODO
			• clkin0		
			• dqs_bus		
RB_IREG_T1T1	BOYPASS EN	Bool	t/f	f	TODO
RB_OEO_INV	0-15	Bool	t/f	t	TODO
	CO_CFF_DELAY	Ram	00-1f	0	TODO
RB_T1_SEL_IRI		Mux	00 11	cff	TODO
	- S_mc2: \	1,10,1	• cff		1020
			• ip_sc		
			1P_5C		
RB T9 SEL ER		Ram	00-1f	0	TODO
RB_T9_SEL_ER		Mux		cff	TODO
KD_17_5EE_EK		111471	• cff		1020
			• ip_sc		
			-P-50		
RB T9 SEL OR	E G-15 FF DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OR		Mux	JU 11	cff	TODO
		1114/	• cff	J11	1000
			• ip_sc		
			ip_sc		
SET_T3_FOR_C	DATASOIN	Ram	0-7	0	TODO
SET_T3_FOR_C		Ram	0-7	0	TODO
TX-	0-15	Mux		txout	TODO
1 / 3		1,107		iAout	1000
			• [Y/\lili		
OUT_FCLK_SE	L		• txout • fclk		

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
USE_CLR_INRE	G <u>0</u> HN	Bool	t/f	f	TODO
USE_CLR_OUT	RECGLEN	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO
C1_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C2_COUT_EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3_COUT_EN		Bool	t/f	f	TODO
C3_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6_COUT_EN		Bool	t/f	f	TODO
C7_COUT_EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO
CLK_LOSS_SW_EN		Bool	t/f	f	TODO
CLK_SW_DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP_COMP		Bool	t/f	f	TODO
CP_CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV_VCOPH_DIV		Ram	0-3	0	TODO
DPRIO0_BASE_ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
DPRIO_DPS_SCANEN_INVERT	Ilistance	Bool	t/f	f	TODO
DSM DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM_GOT_SEE DSM RESET		Bool	t/f	f	TODO
ECN_BYPASS		Bool	t/f	f	TODO
ECN_TEST_EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-3	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL_ENABLE		Bool	t/f	f	TODO
_			0-3	3	TODO
FRACTIONAL_CARRY_OUT		Ram		0	
FRACTIONAL_DIVISION_SETTING		Ram	32 bits		TODO
FRACTIONAL_VALUE_READY		Bool	t/f t/f	f	TODO
LF_TESTEN		Bool			TODO
LOCK_FILTER_CFG_SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M_CNT_FINE_DELAY		Ram	0-3	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_IN_SRC		Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M_CNT_PH_MUX_PRESET_SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-3	0	TODO
N_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	f	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_EN1		Bool	t/f	f	TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL_AUX_BG_KICKSTART		Bool	t/f	f	TODO
PL_AUX_BG_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT	'	Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	f	TODO
PM_AUX_CAL_CLK_TEST_SEL	Ì	Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO

Table 6 – continued from previous page

Name	Instance		Values	Default	Documentation
	instance	Туре	0-7	0	TODO
PM_AUX_IQCLK_CAL_CLK_SEL PM_AUX_RX_IMP		Ram	0-7	0	TODO
		Ram	t/f	f	
PM_AUX_TERM_CAL_PX_OVER_VAL		Bool			TODO
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO PH2 EN		Bool	t/f	f	TODO
VCO PH3 EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN		Bool	t/f	f	TODO
VCO_PH7_EN		Bool	t/f	f	TODO
VCTRL_TEST_VOLTAGE		Ram	0-7	3	TODO
EXTCLK_CNT_SRC	0-1	Ram	00-1f	1c	TODO
EXTCLK ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-7	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-3	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0 CNT HI DIV	0-8	Ram	00-ff	01	TODO
DI KIOO_CIVI_III_DI V	0-0	IXaIII	00-11		les on peyt page

Table 6 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ATPGMODE			GOUT	TODO
CLK0_BAD			GIN	TODO
CLK1_BAD			GIN	TODO
CLKEN		0-1	GOUT	TODO
CLKSEL			GIN	TODO
CNT_SEL		0-4	GOUT	TODO
CSR_TEST			GOUT	TODO
EXTSWITCH			GOUT	TODO
FBCLK_IN_L			DCMUX	TODO
FBCLK_IN_R			DCMUX	TODO
LOCK			GIN	TODO
NRESET			GOUT	TODO
PFDEN			GOUT	TODO
PHASE_DONE			GIN	TODO
PHASE_EN			GOUT	TODO
REG_BYTE_EN		0-1	GOUT	TODO
REG_CLK			DCMUX	TODO
REG_CLK			GOUT	TODO
REG_MDIO_DIS			GOUT	TODO
REG_READ			GOUT	TODO
REG_READDATA		0-15	GIN	TODO
REG_REG_ADDR		0-5	GOUT	TODO
REG_RST_N			GOUT	TODO
REG_SER_SHIFT_LOAD			GOUT	TODO
REG_WRITE			GOUT	TODO
REG_WRITEDATA		0-15	GOUT	TODO
SCANEN			GOUT	TODO
UP_DN			GOUT	TODO

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKD-		0	>	DLL:CLKIN	Dedicated differential I/O PLL counter to DLL
OUT					
CLKIN		0-3	<	GPIO:COMBOUT	Raising-edge or differential clock pin to pll
CLKOUT		0-8	>	CMUXCR:PLLIN	PLL counter output to clock mux
CLKOUT		0-8	>	CMUXHG:PLLIN	PLL counter output to clock mux
CLKOUT		0-8	>	CMUXHR:PLLIN	PLL counter output to clock mux
CLKOUT		5-8	>	CMUXVG:PLLIN	PLL counter output to clock mux
CLKOUT		0-8	>	CMUXVR:PLLIN	PLL counter output to clock mux
EXTCLK			>	GPIO:PLLDIN	TODO
ZDB_IN			<	GPIO:COMBOUT	Zero-delay buffer pin to pll

2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

2.3.5 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documenta-
CL WELL DIEDLE	MEN E COT O				tion
CLKPIN_INPUT	_SETECT_0	Mux	• pin0	pin0	Raising-edge
			• pin2		clock input selector for mux
			1		
CLUDINI INDUT	ODE DOT 1	Mux		!1	input 0 Raising-edge
CLKPIN_INPUT	_SELECI_I	Mux	• pin1	pin1	
			• pin3		clock input selector for mux
EN-	0-5	Mux		vcc	input 1 Enable line
ABLE_REGISTE		IVIUX	• enout	VCC	buffering mode
ADLE_REGISTE	K_MODE		•		bullering mode
			reg1_enout		
			•		
			reg2_enout		
			• vcc		
EN-	0-5	Num	• 0-1	1	Value of the en-
ABLE_REGISTE	R_POWER_UP		0 1		able ff outputs at
					reset time
IN-	0-5	Ram	0-f	f	Clock mux main
PUT_SELECT					input selector
NCLKPIN_INPU	TOSELECT_0	Mux	• npin0	npin0	Falling-edge
			• npin2		clock input
			1		selector for mux
NCI KDINI INDII	TOOFIECT 1) M			input 4
NCLKPIN_INPU	I OSELECI_I	Mux	• npin1	npin1	Falling-edge clock input
			• npin3		clock input selector for mux
					input 5
PLL_FEEDBACK	ENABLE	Mux		vcc	TODO
FLL_TEEDBACK	C_ENABLE_0	IVIUX	• vcc	VCC	1000
			• pll_mcnt0		
DI I					TOD 0
PLL_FEEDBACK	LENABLE_1	Mux	• vcc	vcc	TODO
			• pll_mcnt0		
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	T_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-5		RCLK	Clock mux clock grid driver
ENABLE	0-5		GOUT	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-17	<	FPLL:CLKOUT	PLL counter output to clock mux

2.3.6 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each. The mux provides selection between positive and negative clock pins, pll counter outputs, HPS clocks and HSSI clocks (TODO). There's also four DCMUX inputs bringing clocks from the clock or the data network. The enable management circuit allows to sync on the inverted output clock through one or two FFs. The burst block is undocumented, but probably keeps enable up for a specific number of clocks upon recieving an input enable edge. There's a system to switch dynamically between 4 clock sources (TODO). There's also a possible selection between feedback signals to send to PLLs.

The circuit is present in 4 instances, each driving a different GCLK betwork. The connections between the CLKIN (DCMUX) inputs and the selection mux depends on the instance:

Inst CLKIN	0	1	2	3
0	27	33		
1	27	33		
2			27	33
3			27	33




Fig. 4: Global horizontal cmux..

BURST_COUNT 0-3	Name	Instance	Туре	Values	Default	Documenta-
BURST_COUNT						tion
BURST_COUNT ORRL Mux - static - core_ctrl - core_ct	BURST_COUNT	0-3	Ram	0-7	0	Optional fixed
BURST_EN 0-3 Bool Vf f Whether to use the burst system of the pinh selector for mux input 0 CLKPIN_INPUT_SELECT_1 Mux pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina Pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_S						burst count
BURST_EN 0-3 Bool Vf f f Whether to use the burst system Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_1 Mux pina Raising-edge clock input selector for mux input 0 CLKPIN_INPUT_SELECT_2 Mux pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLKSELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_	BURST_COUNT	_ 073 RL	Mux		static	Selection of the
BURST_EN 0-3 Bool Uf f Whether to use the burst system. CLKPIN_INPUT_SELECT_0 Mux pina clock input selector for mux input 1 CLKPIN_INPUT_SELECT_1 Mux pina clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux pina clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 clock input selector for mux input 2 CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-4 Ram 0-4 Raising-edge CLK_SELECT_D 0-5 Ram 0-5 Ram 0-5 Ram 0-5 Ram 0-5 Ram 0-5 Ram 0-5				• static		burst count be-
BURST_EN 0-3 Bool t/f f Whether to use the burst system to selector for mux input 4. BULKPIN_INPUT_SELECT_0 Mux half system the burst system the burst system the burst system to selector for mux input selector for mux i				• core_ctrl		tween fixed and
BURST_EN 0-3 Bool Uf f Henter to use the burst system Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_1 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SE						coming from the
BURST_EN 0-3 Bool Uf f Sex. Whether to use the burst system Raising-edge clock input selector for mux input 0 CLKPIN_INPUT_SEX.ECT_1 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SEX.ECT_2 Mux pina pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SEX.ECT_2 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SEX.ECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SEX.ECT_3 Mux pina pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 T						routing network
CLKPIN_INPUT_SELECT_0 Mux Pina Pina Pina Pina Raising-edge clock input selector for mux input 0 CLKPIN_INPUT_SELECT_1 Mux Pina Pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_2 Mux Pina Pina Pina Raising-edge clock input selector for mux input 1 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Raising-edge clock input selector for mux input 2 CLK_SELECT_A 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Pina Pina Raising-edge clock input selector for mux input 3 Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina	BURST_EN	0-3	Bool	t/f	f	
CLKPIN_INPUT_SELECT_1 Mux - pina -						the burst system
CLKPIN_INPUT_SELECT_1	CLKPIN_INPUT	SELECT_0	Mux		pina	Raising-edge
CLKPIN_INPUT_SELECT_1 Mux pina pina pina pina Raising-edge clock input selector for mux input 1 Raising-edge clock input selector for mux input 2 Pina pina pina Pina Raising-edge clock input selector for mux input 2 Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux pina pina Pina Raising-edge clock input selector for mux input 3 PUDO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TO				• pina		clock input
CLKPIN_INPUT_SELECT_1 Mux • pina • pinb • pina • pina • pina • pina • pina CLKPIN_INPUT_SELECT_2 Mux • pina • pina • pina • pina • pina Raising-edge clock input selector for mux input 1 Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux • pina • pina • pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux • pina • pina • pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO				• pinb		selector for mux
CLKPIN_INPUT_SELECT_2 Mux Pina Pina Pina Pina Pina Pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Pina Pina Raising-edge clock input selector for mux input 2 CLKPIN_INPUT_SELECT_3 Mux Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_B 0-3 Ram Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_B 0-3 Ram Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_D 0-3 Ram Pina Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_B 0-3 Ram Pina Pi						input 0
CLKPIN_INPUT_SELECT_2 Mux - pina -	CLKPIN_INPUT	SELECT_1	Mux		pina	Raising-edge
CLKPIN_INPUT_SELECT_2				• pina		clock input
CLKPIN_INPUT_SELECT_2						
CLKPIN_INPUT_SELECT_2 Mux • pina • pina • pina • pina • pina • pina CLKPIN_INPUT_SELECT_3 Mux • pina Clk Select_Gror mux input 3 CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO				1		input 1
CLKPIN_INPUT_SELECT_3 Mux pina pina pina pina pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode reg1_enout reg2_enout vec EN- 0-3 ABLE_REGISTER_POWER_UP Po-1 IN- ABLE_REGISTER_POWER_UP IN- O-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux npina PUT_SELECT NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge clock input selector for mux input selector for m	CLKPIN_INPUT	SELECT_2	Mux		pina	Raising-edge
CLKPIN_INPUT_SELECT_3 Mux Pina Pina Pina Pina Pina Pina Pina Raising-edge clock input selector for mux input 3 CLK_SELECT_A 0-3 Ram PCLK_SELECT_B 0-3 Ram PCLK_SELECT_C 0-3 Ram PCLK_SELECT_C 0-3 Ram PCLK_SELECT_D 0-3				• pina		clock input
CLKPIN_INPUT_SELECT_3 Mux • pina • pina •				• pinb		selector for mux
CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode * enout * * reg1_enout * * reg2_enout * * vcc EN- 0-1 able ff outputs at reset time IN- 0-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux npina Falling-edge * NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux * pina clock input selector * input selector for mux input 4 * NCLKPIN_INPUT_OSELECT_1 Mux * pina pina Falling-edge * Falling-edge * Falling-edge * Falling-edge * Falling-edge * Falling-edge * Falling-edge						input 2
CLK_SELECT_A 0-3 Ram 0-3 0 TODO CLK_SELECT_B 0-3 Ram 0-3 0 TODO CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode * enout * * reg1_enout * * reg2_enout * * vcc EN- 0-1 able ff outputs at reset time IN- 0-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux npina Falling-edge * NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux * pina clock input selector * input selector for mux input 4 * NCLKPIN_INPUT_OSELECT_1 Mux * pina pina Falling-edge * Falling-edge * Falling-edge * Falling-edge * Falling-edge * Falling-edge * Falling-edge	CLKPIN_INPUT	SELECT_3	Mux		pina	Raising-edge
Input 3 Input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO				• pina		
Input 3 CLK_SELECT_A 0-3 Ram 0-3 0 TODO				• pinb		selector for mux
CLK_SELECT_B 0-3 Ram O-3 O TODO CLK_SELECT_C 0-3 Ram O-3 O TODO CLK_SELECT_D 0-3 Ram O-3 O TODO CLK_SELECT_D 0-3 Ram O-3 O TODO TODO EN- ABLE_REGISTER_MODE EN- ABLE_REGISTER_MODE EN- ABLE_REGISTER_POWER_UP Teg2_enout • vcc Enable line buffering mode • reg1_enout • reg2_enout • vcc Enable line buffering mode Todo Todo Todo Todo Todo Todo Todo Todo Enable line buffering mode • reg1_enout • vcc Clock mux main input selector NCLKPIN_INPUT_OSELECT_0 Mux NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge clock input selector npina • npina Falling-edge Falling-edge				1		input 3
CLK_SELECT_C 0-3 Ram 0-3 0 TODO CLK_SELECT_D 0-3 Ram 0-3 0 TODO EN- 0-3 Mux vcc Enable line buffering mode • enout • reg1_enout • vcc EN- ABLE_REGISTER_MODE EN- 0-3 Num ABLE_REGISTER_POWER_UP IN- 0-3 Ram 00-3f 23 Clock mux main input selector NCLKPIN_INPUT_0SELECT_0 Mux NCLKPIN_INPUT_0SELECT_1 Mux NCLKPIN_INPUT_0SELECT_1 Mux npina Falling-edge lock input selector rodo TODO	CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_D 0-3 EN- ABLE_REGISTER_MODE Mux enout reg1_enout reg2_enout vcc EN- ABLE_REGISTER_POWER_UP EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_0 Mux NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux O-3 Ram O-3 O TODO Enable line buffering mode 1 Value of the enable ff outputs at reset time 10 Clock mux main input selector npina npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge	CLK_SELECT_B	0-3	Ram	0-3	0	TODO
EN- ABLE_REGISTER_MODE Mux • enout • reg1_enout • vcc EN- ABLE_REGISTER_POWER_UP EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_0 Mux NCLKPIN_INPUT_OSELECT_1 Mux Mux • enout • enout • reg1_enout • vcc 1 Value of the enable ff outputs at reset time 100-3f 23 Clock mux main input selector Popina • npina • npina • npina • npina NCLKPIN_INPUT_OSELECT_1 Mux NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge clock input selector Falling-edge clock input selector Falling-edge	CLK_SELECT_C	0-3	Ram	0-3	0	TODO
ABLE_REGISTER_MODE • enout • reg1_enout • vcc EN- ABLE_REGISTER_POWER_UP EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_0SELECT_0 Mux NCLKPIN_INPUT_0SELECT_1 Mux • enout • reg1_enout • vcc 1 • 0-1 1 Value of the enable ff outputs at reset time 10 Clock mux main input selector Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_0SELECT_1 Mux npina • pina Falling-edge	CLK_SELECT_D	0-3	Ram	0-3	0	TODO
reg1_enout reg2_enout vcc EN- ABLE_REGISTER_POWER_UP Num • 0-1 • 0-1 Value of the enable ff outputs at reset time IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_0 Mux • npina • npina • npina • npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina • reg1_enout • reg2_enout • vcc Value of the enable ff outputs at reset time 00-3f • 0-1 Put_selector npina • npina • npina • npina • reg1_enout • reg2_enout • vcc Value of the enable ff outputs at reset time clock mux main input selector npina • npina • npina • npina	EN-	0-3	Mux		vcc	Enable line
EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_1 NUM reg2_enout vcc 1 Value of the enable ff outputs at reset time 00-3f 23 Clock mux main input selector npina npina npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge	ABLE_REGISTE	R_MODE		• enout		buffering mode
EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT_OSELECT_1 NUM reg2_enout • vcc 1 Value of the enable ff outputs at reset time 00-3f 23 Clock mux main input selector npina npina npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge				•		
EN- ABLE_REGISTER_POWER_UP O-3 Ram O0-3f NUX				reg1_enout		
EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 NCLKPIN_INPUTOSELECT_1 Mux PUT_OSELECT_1 NUm O-3 Ram O0-3f O0-				•		
EN- ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUT0SELECT_0 NUM O-3 Ram O0-3f O0-3f One input selector Nour input selector for mux input 4 Nour input selector Nour input selector input selector for mux input 4 Nour input selector for mux input 4 Nour input selector for mux input 4				reg2_enout		
ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 Mux onpina				• vcc		
ABLE_REGISTER_POWER_UP IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 Mux onpina						
IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 NCLKPIN_INPUTOSELECT_1 NCLKPIN_INPUTOSELECT_1 Mux onpina onpina reset time Clock mux main input selector reset time clock input selector rangua npina reset time reset time clock input selector npina reset time reset time clock mux main input selector rangua npina Falling-edge			Num		1	
IN- PUT_SELECT NCLKPIN_INPUTOSELECT_0 Mux • npina • npinb NCLKPIN_INPUTOSELECT_1 Mux NCLKPIN_INPUTOSELECT_1 Mux • npina • npina • npina • npina • npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge	ABLE_REGISTE	R_POWER_UP		• 0-1		-
PUT_SELECT input selector NCLKPIN_INPUT_OSELECT_0 Mux • npina • npina • npinb NCLKPIN_INPUT_OSELECT_1 Mux npina input selector Falling-edge clock input selector for mux input 4 NCLKPIN_INPUT_OSELECT_1 Mux npina Falling-edge						
NCLKPIN_INPUTOSELECT_0 Mux • npina • npina • npina • npina NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge clock input selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge		0-3	Ram	00-3f	23	
• npina • npinb clock input selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge						
• npinb selector for mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge	NCLKPIN_INPU	T <u>O</u> SELECT_0	Mux		npina	
NCLKPIN_INPUTOSELECT_1 Mux input 4 NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge						
NCLKPIN_INPUTOSELECT_1 Mux npina Falling-edge				• npinb		
• npina clock input	NCLKPIN_INPU	T <u>o</u> sælect_1	Mux		npina	
				• npina		clock input
• npinb selector for mux				• npinb		
input 5						-

Table 7 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
		1,712			tion
NCLKPIN_INPU		Mux	• npina • npinb	npina	Falling-edge clock input selector for mux input 6
NCLKPIN_INPU		Mux	• npina • npinb	npina	Falling-edge clock input selector for mux input 7
OR- PHAN_PLL_INP	0-3 UT_SELECT_0	Mux	• or- phan_pll0 • or- phan_pll3	orphan_pll0	Select between two pll outputs before the main mux input 24
OR- PHAN_PLL_INP	0-3 UT_SELECT_1	Mux	• or- phan_pll1 • or- phan_pll4	orphan_pll1	Select between two pll outputs before the main mux input 25
OR- PHAN_PLL_INP	0-3 UT_SELECT_2	Mux	• or- phan_pll2 • or- phan_pll5	orphan_pll2	Select between two pll outputs before the main mux input 26 (unused in practice, inputs not connected)
TEST- SYN_ENOUT_SI	0-3 ELECT	Mux	• core_en • pre_synenb	core_en	TODO
DY- NAMIC_CLK_SH	LECT	Bool	t/f	f	TODO
FEED- BACK_DRIVER_	SELECT_0	Mux	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	in0_vcc	TODO

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
FEED-		Mux		in0_vcc	tion TODO
BACK_DRIVER_	SELECT_1	NIUA	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	ino_vec	1000
OR-		Ram	0-1	0	TODO
PHAN_PLL_FEE	DBACK_OUT_SE	LECT_0			
OR-		Ram	0-1	0	TODO
	DBACK_OUT_SE				
PLL_FEEDBACK	CENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
	_OUT_SELECT_0		0-1	0	TODO
PLL_FEEDBACK	_OUT_SELECT_1	Ram	0-1	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	Burst block counter value
CLKFBOUT		0-1	GCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-3		GCLK	Clock mux clock grid driver
ENABLE	0-3		GOUT	Clock enable
SWITCHCLK	0-3		GIN	Dynamically selected clock output
SWITCHIN	0-3	0-1	GOUT	Dynamic clock selection input
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-17, 19	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		0-3	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.7 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documenta- tion
BURST_COUNT	0-3	Ram	0-7	0	Optional fixed burst count
BURST_COUNT	_OTRL	Mux	• static • core_ctrl	static	Selection of the burst count be- tween fixed and coming from the routing network
BURST_EN	0-3	Bool	t/f	f	Whether to use the burst system
CLK_SELECT_A		Ram	0-3	0	TODO
CLK_SELECT_E	0-3	Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
EN- ABLE_REGISTE	0-3 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	Enable line buffering mode
EN- ABLE_REGISTE	0-3 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
IN- PUT_SELECT	0-3	Ram	00-1f	1b	Clock mux main input selector
TEST- SYN_ENOUT_SI	0-3 ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DY- NAMIC_CLK_SI	ELECT	Bool	t/f	f	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_3	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-2	GCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-3		GCLK	Clock mux clock grid driver
ENABLE	0-3		GOUT	Clock enable
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-3	0-1	GOUT	Dynamic clock selection input
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-11	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		4-7	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.8 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

Na	l	T	Maluas	Deferrit	Danimanta
Name	Instance	Туре	Values	Default	Documenta-
					tion
CLKPIN_INPUT	_SELECT	Mux	• pina	pina	TODO
			• pinb		
			pino		
EN-	0-11	Mux		vcc	Enable line
ABLE_REGISTE	-	IVIUX	• enout	VCC	buffering mode
ADLE_REGISTE	K_MODE		•		bullering mode
			reg1_enout		
			•		
			reg2_enout		
			• vcc		
EN-	0-11	Num		1	Value of the en-
ABLE_REGISTE			• 0-1		able ff outputs at
TIBEE_INEGISTE					reset time
IN-	0-11	Ram	00-1f	13	Clock mux main
PUT_SELECT	0-11	Kaiii	00-11	13	
NCLKPIN_INPU	TOCKET ECT	Mux		nnino	input selector TODO
NCLKPIN_INPU	I <u>O</u> SELEC I	Mux	• npina	npina	1000
			• npinb		
BOT_PRE_INPU	T SELECT 0	Ram	00-1f	1f	TODO
BOT_PRE_INPU		Ram	00-1f	1f	TODO
BOT_PRE_INPU		Ram	00-1f	1f	TODO
BOT_PRE_INPU		Ram	00-1f	1f	TODO
FEED-	I_SEEECI_5	Mux	00-11	vcc	TODO
BACK_DRIVER_	SELECT O	IVIUX	• vcc	VCC	1000
DACK_DRIVER_	SELECT_0		• or-		
			phan_pll_m	cnto0	
			• or-		
			phan_pll_m	ento1	
			• or-		
			phan_pll_m	ento2	
FEED-		Mux	A 1/20	vcc	TODO
BACK_DRIVER	SELECT_1		• vcc		
			• or-		
			phan_pll_m	ichtou	
			• or-		
			phan_pll_m	ichto i	
			• or-		
			phan_pll_m	iento2	
DI L. EEEDD AGI	ENABLE O	24			TODO
PLL_FEEDBACE	LENABLE_0	Mux	• vcc	vcc	TODO
			• pll_mcnt0		
PLL_FEEDBACK	ENABLE 1	Mux	A MCC	vcc	TODO
			• vcc		
			• pll_mcnt0		
PRE_INPUT_SE	FCT O	Ram	00-1f	1f	TODO
PRE_INPUT_SE		Ram	00-11 00-1f	1f	TODO
PRE_INPUT_SE		Ram	00-11 00-1f	1f	TODO
PRE_INPUT_SE		Ram	00-11 00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-11 00-1f	1f	TODO
TOP_PRE_INPU		Ram	00.16		
TOP_PRE_INPU		Ram	00-11 Chapter 2	. ⁺CycloneV inte	rnals description TODO
TOP_PRE_INPU			00-11 00-1f	1f	TODO
TOP_PKE_INPU	µ_SELEC1_3	Ram	00-11	11	1000

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBIN		0-3	DCMUX	TODO
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-11		RCLK	Clock mux clock grid driver
ENABLE	0-11		GOUT	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-7	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-7	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-25	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		0-6, 20-21	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.9 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documenta- tion
EN- ABLE_REGISTE	0-19 R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc		Enable line buffering mode
EN- ABLE_REGISTE	0-19 R_POWER_UP	Num	• 0-1	1	Value of the enable ff outputs at reset time
IN- PUT_SELECT	0-19	Ram	0-f	b	Clock mux main input selector
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-3	DCMUX	Routing grid clock inputs
CLKOUT	0-19		RCLK	Clock mux clock grid driver
ENABLE	0-19		GOUT	Clock enable

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	Raising-edge clock pin to clock mux
NCLKPIN		0-3	<	GPIO:COMBOUT	Falling-edge clock pin to clock mux
PLLIN		0-8, 18-24	<	FPLL:CLKOUT	PLL counter output to clock mux
PLLIN		0-8	<	HPS_CLOCKS:CLKOUT	HPS clock output to clock mux

2.3.10 CMUXP

The CMUXP drive two PCLK each.

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0	DCMUX	Routing grid clock input
CLKOUT		0-1	PCLK	Clock mux clock grid driver

2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Port Name	Instance	Port bits	Route node type	Documentation
CAPTNUPDT_RU			GOUT	TODO
CLKDRUSER			GIN	TODO
CLK_OUT			GIN	TODO
CLK_OUT1			GIN	TODO
CLOCK_CHIPID			DCMUX	TODO
CLOCK_CRC			DCMUX	TODO
CLOCK_OPREG			DCMUX	TODO
CLOCK_PR			DCMUX	TODO
CLOCK_RU			DCMUX	TODO
CLOCK_SPI			DCMUX	TODO
CONFIG			GOUT	TODO
CORECTL_JTAG			GOUT	TODO
CORECTL_PR			GOUT	TODO
CRCERROR			GIN	TODO
DATA		0-15	GOUT	TODO
DATA0IN			GIN	TODO
DATA0OE			GOUT	TODO
DATA0OUT			GOUT	TODO
DATA1IN			GIN	TODO
DATA10E			GOUT	TODO
DATA1OUT			GOUT	TODO
DATA2IN			GIN	TODO
DATA2OE			GOUT	TODO
DATA2OUT			GOUT	TODO
DATA3IN			GIN	TODO
DATA3OE			GOUT	TODO
DATA3OUT			GOUT	TODO
DFT_IN		0-5	GOUT	TODO
DFT_OUT		0-24	GIN	TODO
DONE			GIN	TODO
END_OF_ED_FULLCHIP			GIN	TODO
EXTERNALREQUEST			GIN	TODO
NCE_OUT			GIN	TODO
NTDOPINENA			GOUT	TODO
OERROR			GIN	TODO

Table 8 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
OSC_ENA			GOUT	TODO
OUTPUT_ENABLE			GOUT	TODO
PRREQUEST			GOUT	TODO
READY			GIN	TODO
REGIN			GOUT	TODO
REG_OUT_CHIPID			GIN	TODO
REG_OUT_CRC			GIN	TODO
REG_OUT_OPREG			GIN	TODO
REG_OUT_RU			GIN	TODO
RSTTIMER			GOUT	TODO
RUNIDLEUSER			GIN	TODO
SCE_IN			GOUT	TODO
SHIFTNLD_CHIPID			GOUT	TODO
SHIFTNLD_CRC			GOUT	TODO
SHIFTNLD_OPREG			GOUT	TODO
SHIFTNLD_RU			GOUT	TODO
SHIFTUSER			GIN	TODO
TCKCORE			DCMUX	TODO
TCKUTAP			GIN	TODO
TDICORE			GOUT	TODO
TDIUTAP			GIN	TODO
TDOCORE			GIN	TODO
TDOUTAP			GOUT	TODO
TMSCORE			GOUT	TODO
TMSUTAP			GIN	TODO
UPDATEUSER			GIN	TODO
USR1USER			GIN	TODO

2.3.12 HSSI

 $The \ High \ speed \ serial \ interface \ blocks \ control \ the \ serializing/deserializing \ capabilities \ of \ the \ FPGA.$

TODO: everything

Name	Instance	Туре	Values	Default	Documenta-
					tion
PCS8G_AGGREG	GATE_DSKW_CO	NTMROAL		write	TODO
			• write		
			• read		
PCS8G_AGGREG	GATE_DSKW_SM	OMPNE RATION		xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGREG	GATE_PCS_DW_B	OMDANG		disable	TODO
			 disable 		
PCS8G_AGGREG	GATE_POWERDO	WBK <u>o</u> dEN	t/f	f	TODO
PCS8G_AGGREG	GATE_REFCLK_D	IOB_o&EL_EN	t/f	f	TODO

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
		**			tion
PCS8G_AGGRI	EGATE_XAUI_SM	Mux		xaui_legacy_sm	TODO
			•		
			xaui_legacy	_sm	
			• xaui_sm		
			• disable		
				_	
COM_PCS_PLI	T	Bool	t/f	f	TODO
	D_IB-1HRDRSTCTRI		t/f	f	TODO
	D_IF_HRDRSTCTRI		t/f	f	TODO
COM_PCS_PLI	D_IB-2TESTBUF_SE	L Mux	0	pcs8g	TODO
			• pcs8g		
			• pma_if		
COM DCS DIT	D_IB-2USRMODE_S	EIMD&T		usermode	TODO
COM_I CS_I LI	J_ID_ZOSKWIODE_SI	LIMITAD I	usermode	usermode	ТОВО
			• last_frz		
			1431_112		
COM PCS PLI	D_POLD_SIDE_RES_	S RAC IOx		pld	TODO
	T		• pld	•	
			• b_hip		
COM_PCS_PLI	D_POLD_SIDE_RES_	SPACiix		pld	TODO
			• pld		
			• b_hip		
COM_PCS_PLI	D_POLD_SIDE_RES_	SENCLIX	1.1	pld	TODO
			• pld		
			• b_hip		
COM PCS PLI	D_POLD_SIDE_RES_	SB/GH/		pld	TODO
COM_T CO_T EI	JINEE_SIDE_RES_	SINCLE	• pld	più	1000
			• b_hip		
			p		
COM_PCS_PLI	D_POL-D_SIDE_RES_	SRACI2x		pld	TODO
_ _			• pld	-	
			• b_hip		
COM_PCS_PLI	D_POLD_SIDE_RES_	S RAC LEX		pld	TODO
			• pld		
			• b_hip		
GO) (P. 22 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7					TODO
COM_PCS_PLI	D_POLD_SIDE_RES_	S HMQ141x	,,	pld	TODO
			• pld		
			• b_hip		
COM PCs Di i	D_R 05-1 D_SIDE_RES_	SB/G5v		pld	TODO
COM_FCS_FLI	TIMEN_SIDE_KES_	DIMUIN	• pld	μι u	1000
			• b_hip		

Table 9 – continued from previous page

			from previous pa	•	
Name	Instance	Туре	Values	Default	Documenta- tion
COM_PCS_PLD	PILD_SIDE_RES_	SINGIGN	• pld • b_hip	pld	TODO
COM_PCS_PLD_	PO-D_SIDE_RES_	SINGTX	• pld • b_hip	pld	TODO
COM_PCS_PLD_	PILD_SIDE_RES_	SPACESX	• pld • b_hip	pld	TODO
COM_PCS_PLD_	PIJD_SIDE_RES_	SIMOLOX	• pld • b_hip	pld	TODO
COM_PCS_PLD	S0F2E_DATA_SRC	Mux	• pld • b_hip	pld	TODO
COM PCS PMA	_ IF 2AUTO_SPEEI	D BEON 61	t/f	f	TODO
			t/f	f	TODO
COM_PCS_PMA	_IF2FORCE_FREG	ŲLDAĒTĪX	• off • force0 • force1	off	TODO
COM_PCS_PMA		Bool	t/f	f	TODO
COM_PCS_PMA	_ IF 2PMA_IF_DFT	_ B Nol	t/f	f	TODO
	_ I F2PMA_IF_DFT		0-1	0	TODO
COM_PCS_PMA	_IF2PM_GEN1_2_	CINTEX	• cnt_32k • cnt_64k	cnt_32k	TODO
COM_PCS_PMA	_ I ∓2PPMSEL	Mux	• default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000 • ppm_other	default	TODO
	l	I.	I .		oc on novt nago

Table 9 – continued from previous page

		bie 9 – continued			
Name	Instance	Туре	Values	Default	Documenta- tion
COM PCS PMA	IF2PPM_CNT_R	STB001	t/f	f	TODO
	IF2PPM_EARLY		t/f	f	TODO
	IF2PPM_POST_E		U1	200	TODO
COM_1 CS_1 MA	<u></u>	111 711111 11111	• 200	200	1000
			• 400		
			400		
PCS8G_BASE_A	DUD IB	Ram	000-7ff		TODO
	T <u>0</u> B2ROADCAST_1		t/f	f	TODO
	X 0-22 SYMBOL I		000-fff	0	TODO
	(%-B10B_DECOD)		000 111	off	TODO
1 0500_2101_10			• off	011	1020
			• sgx		
			• ibm		
			10111		
PCS8G DIGI R	X_08-B10B_DECOD	ERMOUTPUT SEL		data 8b10b	TODO
		_======================================	•		
			data_8b10b		
			•		
			data_xaui_s	m	
PCS8G_DIGI_R	X_0ACC_BLOCK_S	E M ux		same	TODO
			• same		
			• other		
	X_0A12UTO_ERROR_		t/f	f	TODO
	X_0A12UTO_SPEED_1		40 bits	0	TODO
	X_0B1DS_DEC_CLO		t/f	f	TODO
	X_0B12ST_CLOCK_0		t/f	f	TODO
	X_0B12ST_CLR_FLA		t/f	f	TODO
PCS8G_DIGI_R	X_0B12ST_VER	Mux		disable	TODO
			• disable		
			• incremen-		
			tal		
			• cjpat		
			• crpat		
Dagge Braz S	W (DWIL DEVICE C : T	TODAY 1	. 16	C	TODO
	LONGE CONTROLL OF THE CONTROL OF THE		t/f	f	TODO
	LONTE DESERVE		EIWT	f	TODO
PCS8G_DIGI_R	X_ (BY TE_DESERI <i>A</i>		4:1.1.	disable	TODO
			• disable		
			• bds_by_2		
			bda bu o d	lat	
			bds_by_2_d	ici	
DC88C DIGI D	X_0BYTE_ORDER	Ram	23 bits	0	TODO
PCS8G_DIGI_R		Ram	30 bits	0	TODO
	X_@BIFO_RST_PL		t/f	f	TODO
	X_GEBIFO_RST_PL X_GEBD_PATTERN		00-ff		TODO
LC99Q_DIQI_K	A_W-ED_PALIERN	Ram	00-11	0	1000

Table 9 – continued from previous page

NI		ble 9 – continued		•	D
Name	Instance	Туре	Values	Default	Documenta-
					tion
PCS8G_DIGI_RX	K_0G2K1	Mux		clk1	TODO
			• clk1		
			• tx_pma		
			• agg		
			•	_	
			agg_top_or_	_bottom	
PCS8G_DIGI_RX	K_@ELK2	Mux		rcvd_clk	TODO
			rcvd_clk		
			• tx_pma		
			• ref-		
			clk_dig2		
B0000		TEN HILL TO	. 10		mon o
	K_@G2LK_FREE_RUI		t/f	f	TODO
PCS8G_DIGI_RX	(_ODESKEW	Mux		disable	TODO
			 disable 		
			• xaui		
			• srio_v2p1		
			5110_,2p1		
PCS8G DIGI PX	K ODESKEW PROC	DATIONIV EN	t/f	f	TODO
	L_GDESKEW_RDCI		t/f	f	TODO
	K_ODW_DESKEW_V			f	TODO
	K_0D2W_PC_WRCLI		t/f	f	TODO
	V_0D3 W_RM_RDCL1		t/f	f	TODO
PCS8G_DIGI_RX	X_0DXW_RM_WRCL	KB6ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(DDW_WA_CLOC	K <u>B</u> GAITING_EN	t/f	f	TODO
PCS8G DIGI RX	Y_OEDDLE_CLOCK	CBASTING EN	t/f	f	TODO
	K_OEDDLE_EIOS_EI		t/f	f	TODO
	Y_GEDDLE_ENTRY_		t/f	f	TODO
	LEDDLE_ENTRY_		t/f	f	TODO
			U1	flags_8b10b	
rcssu_DIGI_R	K_OERR_FLAGS_SE	LLIVIUX		nags_80100	TODO
			•		
			flags_8b10b	•	
			flags_wa		
PCS8G_DIGI_RX	₹_0PX VALID_CODE	_Bb&AG_ONLY_E	N t/f	f	TODO
	 K_(P=ALD_EDB_ERR(edb	TODO
			• edb		
			• pad		
			pau		
			11 1		
			edb_dynam	ic	
DCCCC DIGI DI	Z (DAD ALTEL Z O	ODD AKUZ TAZ	4.15	C	TODO
	COPARALLEL_LO		t/f	f	TODO
	CPCFIFO_RST_PI		t/f	f	TODO
	K_ 0PC S_BYPASS_E		t/f	f	TODO
PCS8G_DIGI_RX	LOPES_URST_EN		t/f	f	TODO TODO
	CPC_RDCLK_GA		t/f	f	

Table 9 – continued from previous page

Name	Instance	ible 9 – continued Type	Values	Default	Documenta-
					tion
PCS8G_DIGI_R2	X_ (P-⊉ IASE_COMPE	NISIATION_FIFO		normal_latency	TODO
			• nor-		
			mal_latency	/	
			•		
			pid_ctrl_no	rmal_latency	
			•		
			low_latency	1	
			pid_ctrl_lov	1 lotonov	
			• regis-	v_latency	
			ter_fifo		
			ter_mo		
PCS8G_DIGI_R	X_0P-12PE_IF_EN	Bool	t/f	f	TODO
PCS8G_DIGI_R	X_OP-DANE_BONDI	N B oOOMP_EN	t/f	f	TODO
	X_OP-DANE_BONDI		t/f	f	TODO
PCS8G_DIGI_R2		Num		8	TODO
			• 8		
			• 10		
			• 16		
			• 20		
DCS9C DICL D	 X (PO)LARITY INV	EDECTION EN	t/f	f	TODO
	X_0P20LINV_8B10B	_	t/f	f	TODO
	X_OPRBS_CLOCK_		t/f	f	TODO
	X_OPRBS_CLR_FLA		t/f	f	TODO
PCS8G_DIGI_R2		Mux	V1	disable	TODO
1 0000_D101_10	L L L L L L L L L L L L L L L L L L L	IVIGA	• disable	disable	1020
			•		
			prbs_7_dw_	8_10	
			•		
			prbs_23_dv	v_hf_sw	
			•		
			prbs_7_sw_	hf_dw_lf_sw	
			•	_	
			prbs_lf_dw	_mf_sw	
			• 1 22	C 1	
			prbs_23_sw	_mf_dw	
			• prbs_15 • prbs_31		
			v pros_51		
PCS8G DIGI R	X_0R2ATHER_MATO	T HR am	68 bits	0	TODO
PCS8G_DIGI_R2		Mux		rcvd_clk	TODO
			• rcvd_clk		
			• tx_pma		
		I			
PCS8G_DIGI_RX	X_ORD_CLK	Mux		rx_clk	TODO
PCS8G_DIGI_RX	X_ORD_CLK	Mux	• rx_clk	rx_clk	TODO
PCS8G_DIGI_RX	X_IRD_CLK	Mux	• rx_clk • pld	rx_clk	TODO

Table 9 – continued from previous page

Name Instance Type	Values	Default	Documenta-
Traine instance Type	Values	Doradit	tion
PCS8G_DIGI_RX_0REFCLK_SEL_ENBool	t/f	f	TODO
PCS8G_DIGI_RX_0RE_BO_ON_WA_BNot	t/f	f	TODO
PCS8G DIGI RX (REINLENGTH CHEGK	00-7f	0	TODO
PCS8G_DIGI_RX_\$\text{SW}_DESKEW_W\text{R6blK}_GATING		f	TODO
PCS8G_DIGI_RX_(\$W_PC_WRCLK_BOATING_EN	t/f	f	TODO
PCS8G_DIGI_RX_(\$\vertbullet\) RM_RDCLK_ROATING_EN	t/f	f	TODO
PCS8G_DIGI_RX_(\$\surreq \textbf{W}\)_RM_WRCLK_BG\(\textbf{B}\)(\textbf{G}\)(\textbf{I}\)TING_EN	t/f	f	TODO
PCS8G_DIGI_RX_\$YMBOL_SWAP_Bool	t/f	f	TODO
PCS8G_DIGI_RX_CFEST_BUS_SEL_Mux	U1	prbs_bist	TODO
resou_bloi_ka_Gest_bos_sed_wax	a nrha hiat	pros_oist	1000
	• prbs_bist		
	• tx		
	•		
	tx_ctrl_plai	ne e	
	• wa		
	• deskew		
	• rm		
	• rx_ctrl		
	pcie_ctrl		
	•		
	rx_ctrl_plan	ne	
	• agg		
PCS8G_DIGI_RX_0V2LID_MASK_E18ool	t/f	f	TODO
PCS8G_DIGI_RX_0A2A_BOUNDARY_MLOCK		auto_align_pld_ct	rlTODO
	•		
	auto_align_	pld ctrl	
	• sync_sm	-r	
	• de-		
	terminis-		
	tic_latency		
	• bit_slip		
	- oit_siip		
PCS8G DIGI RX 0W2A CLK SLIP SRAGING	000-3ff	0	TODO
PCS8G_DIGI_RX_0x2A_CLOCK_GATBXx0_EN	t/f	f	TODO
PCS8G_DIGI_RX_0A2A_DET_LATENMYx_SYNC_STA		delayed	TODO
1 0000_DIOI_ICA_GMAI_DDI_DAID_MARAOINC_DIA	• delayed	delayed	1000
	• immedi-		
	ate		
	ate		
PCS8G_DIGI_RX_0W2A_DISP_ERR_FB.AGG_EN	t/f	f	TODO
PCS8G DIGI RX 0W2A KCHAR EN Bool	t/f	f	TODO
		0	
PCS8G_DIGI_RX_0W2A_PD Ram	43 bits	_	TODO

Table 9 – continued from previous page

			rom previous pa	<u> </u>	
Name	Instance	Type	Values	Default	Documenta- tion
PCS8G_DIGI_R	X_0W2A_PLD_CONT	RMLLED		level_sensitive	TODO
			•		
			level_sensit	ive	
			•		
			pid_ctrl_sw		
			• ris-		
			ing_edge_se	ensitive	
PCS8G_DIGI_R	X_0W2A_SYNC_SM_	CTT TRIL	38 bits	0	TODO
PCS8G_DIGI_R	X_0W2R_CLK	Mux		rx_clk2	TODO
			• rx_clk2		
			• tx-		
			fifo_rd_clk		
PCS8G_DIGI_TX	X_8⁄B 10B_DISP_C7	R W ux		off	TODO
			• off		
			• on_ib		
			• on		
Page 5 5 5 5	W 07100				TO DO
PCS8G_DIGI_T2	X_8H3 10B_ENCODI	ERMux		off	TODO
			• off		
			• ibm		
			• sgx		
DOGGOOD DIGI TO	W MM10D ENGODI	TO AD IDI IT			TODO
PCS8G_DIGI_T2	1_8-13 10B_ENCODI	EKMINPUT		xaui_sm	TODO
			• xaui_sm		
			• nor-	a th	
			mal_data_p	atn	
			gige_idle_c	onversion	
			gige_idie_c	onversion	
PCSSG DIGI TY	X_0AGC_BLOCK_S	F M ux		same	TODO
1 0000_DIGI_12	T-ARDC-DLOCK-9	LHIUA	• same	Same	1000
			• other		
PCS8G DIGI T	X_0B12ST_CLOCK_C	ABTOTOLEN	t/f	f	TODO
PCS8G_DIGI_TX		Mux		disable	TODO
2000_D101_12	,		disable		
			• incremen-		
			tal		
			• cjpat		
			• crpat		
			F		
PCS8G_DIGI_T2	Y_0B2TSLIP_EN	Bool	t/f	f	TODO
	 X_0Β2Γ_REVERSAL	_ B \ <i>b</i> \oldot	t/f	f	TODO
	X_0BS_CLOCK_GA		t/f	f	TODO
	X_OBYPASS_PIPELI		t/f	f	TODO
	X_OBYTE_SERIALI		t/f	f	TODO
	X_@C_DISPARITY		t/f	f	TODO
		1	1		les on nevt nage

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
Name	motarioc	Type	Values	Doladit	tion
PCS8G DIGI TX	©D PATTERN	Ram	000-1ff	0	TODO
	DYNAMIC_CLO		t/f	f	TODO
	FIFORD CLOCK		t/f	f	TODO
			t/f	f	TODO
			t/f	f	TODO
			t/f	f	TODO
	_FORCE_KCHAR		V1		
PCS8G_DIGI_1X	_@2_FREQUENC	Y <u>IM</u> MUXALING	œ	off	TODO
			• off		
			• on		
Dagged Didi mi		70 1			mor o
PCS8G_DIGI_TX		Bool	t/f	f	TODO
	_ P-2 FIFO_URST_1		t/f	f	TODO
	C_OP-CS_BYPASS_E		t/f	f	TODO
PCS8G_DIGI_TX	_ 	NISIATION_FIFO		normal_latency	TODO
			• nor-		
			mal_latency	7	
			•		
			pid_ctrl_nor	rmal_latency	
			•		
			low_latency		
			•		
			pid_ctrl_lov	v_latency	
			• regis-	•	
			ter_fifo		
			_		
PCS8G DIGI TX	_OP-EIFIFO_REFCL	KMBuxSEL		refclk	TODO
			• refclk		
			• tx_pma		
			tx_pma		
PCS8G DIGI TX		Muk SEI		pld	TODO
T C50G_DIGI_17	L_WEITH O_WRITE	_GIMX_SEE	• pld	più	ТОВО
			• tx_clk		
			· tx_cik		
DCSSC DIGI TV	BONDII	MB 60MD EN	t/f	f	TODO
		NOMICONSUMPTIC		individual	TODO
ר כאסט_טוטו_ו	L_W-12/MNE_DUNDII	NOTUSOINS OIVIP I I (marviauai	1000
			• individual		
			• bun-	_	
			dled_master	-	
			•		
			slave_above		
			• ,		
			slave_below	7	

Table 9 – continued from previous page

		from previous pag	•	
Name Instance Ty	/pe	Values	Default	Documenta- tion
PCS8G DIGI TX P22ANE BONDINOM	GONSUMPTIO	N	individual	TODO
		 individual bun- dled_master slave_above 		1020
		slave_below		
PCS8G_DIGI_TX_P2ANE_BONDING	MASTER	t/f	f	TODO
PCS8G_DIGI_TX_@PMA_DW Nu	um	• 8 • 10 • 16 • 20	8	TODO
PCS8G_DIGI_TX_@QLARITY_INVERC	SION EN	t/f	f	TODO
PCS8G DIGI TX PRBS CLOCK GAST		t/f	f	TODO
PCS8G_DIGI_TX_04BS_CEOCK_GANGE PCS8G_DIGI_TX_04BS_GEN M	_	W.E.	disable	TODO
PCS8G_DIGI_TX_\$YMBOL_SWAP_B	No.	prbs_7_dw_ prbs_23_dw prbs_7_sw_ prbs_1f_dw_ prbs_23_sw prbs_15 prbs_31	_hf_sw hf_dw_lf_sw _mf_sw	TODO
PCS8G_DIGI_TX_GEXCLK_FREERUNG PCS8G_DIGI_TX_GEXPCS_URST_ENBG		t/f	f	TODO
		t/f t/f	f	TODO TODO
	ool	t/f	f	TODO
PCS8G_MDIO_DIS_FORCE_EN BO PCS8G_PIPE_INTB-2TOP_DESERIAIBO	ool	t/f	f	TODO
PCS8G_PIPE_INTB-2TOP_DESERTABLE PCS8G_PIPE_INTB-2TOP_ERROR_RMF	· I	V1		
r CSOO_FIFE_IIN II D-4 OF ERROR_RMF	MAACE_PAD	• edb • pad	edb	TODO
PCS8G_PIPE_INTB_2TOP_IND_ERROR	<u>o</u> REPORTING	t/f	f	TODO
PCS8G_PIPE_INTB_2TOP_PHYSTATBS			f	TODO
PCS8G_PIPE_INTB_TOP_RPRE_EMR		30 bits	0	TODO
PCS8G_PIPE_INTB-2TOP_RVOD_SER.a		30 bits	0	TODO
PCS8G_PIPE_INTB-2TOP_RXDETECBG		t/f	f	TODO
PCS8G_PIPE_INTB_2TOP_RX_PIPE_BN		t/f	f	TODO
1 0000_1 H L_H H D_4 Of _KA_I H L_DL		U 1		es on nevt nad

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
T tall to	motarioo	.,,,,,	- Cardoo	Boladii	tion
PCS8G_PIPE_IN	TB-2TOP_TXSWIN	GBEN	t/f	f	TODO
	TB-TOP_TX_PIPE		t/f	f	TODO
	ISQLATION_EN		t/f	f	TODO
	TB-2TOP_ELECIDI		0-7	0	TODO
	TB-2TOP_PHY_STA		0-7	0	TODO
	UQ-72_BROADCAS		t/f	f	TODO
PLD_PCS_IF_BA		Ram	000-7ff		TODO
PLD PCS MDIC		Bool	t/f	f	TODO
	 _ D _ES_FORCE_EN	Bool	t/f	f	TODO
	RO-ESOLATION_E		t/f	f	TODO
	WLT BROADCAS		t/f	f	TODO
PMA_PCS_IF_B	_	Ram	000-7ff		TODO
PMA_PCS_MDIG		Bool	t/f	f	TODO
	DODAS_FORCE_EN	Bool	t/f	f	TODO
	ER-2SOLATION_F		t/f	f	TODO
RX_PCS_PLD_II	PCS_SIDE_BLO	C KI<u>u</u>s EL		default	TODO
		_	 default 		
			• pcs8g		
RX_PCS_PLD_S	IDDE2_DATA_SRC	Mux		pld	TODO
			• pld		
			• b_hip		
RX_PCS_PMA_I	F0-2	Mux		default	TODO
			 default 		
			• pcs8g		
RX_PCS_PMA_I	F <u>0</u> €2LKSLIP_SEL	Mux		pld	TODO
			• pld		
			•		
			slip_pcs8g		
TV DCC DID C	IDICADATA CDC	M		1.1	TODO
TX_PCS_PLD_S	IDEZDATA_SKC	Mux	a mld	pld	1000
			• pld		
			• b_hip		
TX_PCS_PMA_I	EUBI OCK SEI	Mux		default	TODO
IA_FCS_FMA_I	L'OBLOCK_SEL	IVIUA	default	uciauit	1000
			• pcs8g		
			pesog		

2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

BIST_MEMORY_SETTING BRIDGE_66MHZCAP BR_RCB BYPASS_CDC BY- PASS_CLK_SWITCH BYPASS_TL CDC_CLK_RELATION	Bool Bool Bool Mux	75 bits t/f • ro • rw t/f t/f t/f t/f • ple- siochron • mesoch		TODO TODO TODO TODO TODO TODO TODO TODO
BRIDGE_66MHZCAP BR_RCB BYPASS_CDC BY- PASS_CLK_SWITCH BYPASS_TL	Bool Bool Bool	t/f ro rw t/f t/f t/f t/f • ple- siochron	f f f plesiochronous	TODO TODO TODO
BYPASS_CDC BY- PASS_CLK_SWITCH BYPASS_TL	Bool Bool	t/f t/f t/f • ple- siochron	f f f plesiochronous	TODO TODO TODO
BY- PASS_CLK_SWITCH BYPASS_TL	Bool	t/f t/f • ple- siochron	f f plesiochronous	TODO TODO
PASS_CLK_SWITCH BYPASS_TL	Bool	t/f • ple- siochron	f plesiochronous	TODO
		• ple- siochroi	plesiochronous	
CDC_CLK_RELATION	Mux	siochroi	nous	TODO
			ronous	
CDC_DUMMY_INSERT_I	LIMIT_DA RA m	0-f	0	TODO
CORE_CLK_DISABLE_C	LK_SWITC M ux	• core_cll		TODO
CORE_CLK_DIVIDER	Num	• 1-2 • 4 • 8 • 16	4	TODO
CORE_CLK_OUT_SEL	Mux	• div_1 • div_2	div_1	TODO
CORE_CLK_SEL	Mux	• core_cll		TODO
CORE_CLK_SOURCE	Mux	pll_fixed core_cll pclk_in	k_in	TODO
CVP_CLK_RESET	Bool	t/f	f	TODO

Table 10 – continued from previous page

			ta from previous pa	•	-
Name	Instance	Туре	Values	Default	Documenta- tion
CVP_DATA_CO	MPRESSED	Bool	t/f	f	TODO
CVP_DATA_ENG		Bool	t/f	f	TODO
CVP_ISOLATION		Bool	t/f	f	TODO
CVP_MODE_RE		Bool	t/f	f	TODO
CVP_RATE_SEL		Mux	W 1	full_rate	TODO
CVI_KAIL_SEL		With	• full_rate • half_rate	run_racc	ТОДО
DE- VICE_NUMBER	DATA	Ram	00-1f	0	TODO
DEVSELTIM		Mux		fast_devsel_decod	in FODO
			fast_devsel_ medium_de slow_devse	_decoding vsel_decoding	
DIS- ABLE_AUTO_CI	RS	Bool	t/f	f	TODO
DIS- ABLE_CLK_SW		Bool	t/f	f	TODO
DIS- ABLE_LINK_X2	_SUPPORT	Bool	t/f	f	TODO
DIS- ABLE_TAG_CHI	ECK	Bool	t/f	f	TODO
EI_DELAY_POW	ERDOWN_COUN	T <u>R</u> DATA	00-ff	0	TODO
EN- ABLE_ADAPTEI	R_HALF_RATE_M	Bool IODE	t/f	f	TODO
EN- ABLE_CH01_PC		Mux	• pclk_ch0 • pclk_ch1	pclk_ch0	TODO
EN- ABLE_CH0_PCL	.K_OUT	Mux	pclk_centra pclk_ch01	pclk_central	TODO
EN- ABLE_RX_BUFI	FER CHECKING	Bool	t/f	f	TODO
EN- ABLE_RX_REO		Bool	t/f	f	TODO
FASTB2BCAP	-	Bool	t/f	f	TODO
FC_INIT_TIMER	DATA	Ram	000-7ff	0	TODO
	L_TIMEOUT_CO		00-ff	0	TODO
	L_UPDATE_COU		00-1f	0	TODO
ILON_CONTRO		, availer 11/1	00 11		loc on poyt page

Table 10 – continued from previous page

Name Instance	Туре	Values	Default	Documenta-
				tion
GEN12_LANE_RATE_MODE	Mux	• gen1 • gen1_gen	gen1	TODO
HARD_RESET_BYPASS	Bool	t/f	f	TODO
IEI_ENABLE_SETTINGS	Mux	• disabled • dis- able_iei_ • gen2_infe • gen2_infe	disabled	TODO
JTAG_ID_DATA	Ram	128 bits	0	TODO
L01_ENTRY_LATENCY_DATA	Ram	00-1f	0	TODO
LANE_MASK	Mux	• x8 • x1 • x2 • x4	x8	TODO
LAT- TIM_RO_DATA	Ram	00-7f	0	TODO
MDIO_CB_OPBIT_ENABLE	Bool	t/f	f	TODO
MEMWRINV	Mux	• ro • rw	ro	TODO
MILLISEC- OND_CYCLE_COUNT_DATA	Ram	20 bits	0	TODO
MULTI_FUNCTION	Num	• 1-8	1	TODO
NA- TIONAL_INST_THRU_ENHANC	Bool E	t/f	f	TODO

Table 10 – continued from previous page

Name	Instance	bie 10 – continued Type	Values	Default	Documenta-
INAITIC	Ilistance	Туре	values	Delault	tion
PCIE_MODE		Mux		4:	TODO
PCIE_MODE		IVIUX	• on motivo	ep_native	1000
			• ep_native		
			ep_legacy		
			• rp		
			• sw_up		
			• sw_dn		
			• bridge		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
PCIE_SPEC_1P0	COMPLIANCE	Mux		spec_1p0a	TODO
			•		
			spec_1p0a		
			• spec_1p1		
PCLK_OUT_SEL		Mux		core_clk_en	TODO
			•		
			core_clk_er	1	
			pclk_out		
PIPEX1_DEBUG	SFI	Bool	t/f	f	TODO
PLNIOTRI GAT		Bool	t/f	f	TODO
PORT_LINK_NU		Ram	00-ff	0	TODO
REGIS-		Bool	t/f	f	TODO
TER_PIPE_SIGN	ALS				
		AIRATORESS_DATA	00-ff	0	TODO
	 MEMORY_SET		0000-ffff	0	TODO
RSTC-		Ram	20 bits	0	TODO
TRL_1MS_COU	NT_FREF_CLK_V	ALUE			
RSTC-		Ram	20 bits	0	TODO
TRL_1US_COUN	T_FREF_CLK_VA	ALUE			
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_C	RST_N_INV				
RSTC-		Bool	t/f	f	TODO
TRL_ALTPE2_R	ST_N_INV	D = -1	+/F	r	TODO
RSTC- TRL_ALTPE2_SI	PST N INV	Bool	t/f	f	TODO
RSTC-	V2 1 T1 T11 A	Bool	t/f	f	TODO
TRL_DEBUG_E	N	DOOL	V1	1	1000
RSTC-	1	Bool	t/f	f	TODO
TRL_FORCE_IN	ACTIVE RST	D001	W.I.	•	1000
TRE_I ORCE_IIV	1011112_101				

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
		.,,,,		Doladit	tion
RSTC-		Mux		disabled	TODO
TRL_FREF_CLK	SELECT	IVIUA	disabled	disabica	1000
INL_INEF_CLN	LOULUCI		• ch0_sel		
			• ch1_sel		
			• ch2_sel		
			• ch3_sel		
			• ch4_sel		
			• ch5_sel		
			• ch6_sel		
			• ch7_sel		
			• ch8_sel		
			• ch9_sel		
			• ch10_sel		
			• ch11_sel		
RSTC-		Mux		hard_rst_ctl	TODO
TRL_HARD_BL	OCK ENABLE		•		
			hard_rst_ctl		
			•		
			pld_rst_ctl		
			pid_ist_cti		
RSTC-		Mux		hip_not_ep	TODO
		With		inp_not_cp	TODO
			hin not en		
			inp_cp		
DCTC		Rool .	t/f	f	TODO
	SARI F	DOOL	V1	1	TODO
		Muy		disabled	TODO
	DIT TOCK SEL		• disabled	disabica	1000
INL_WASK_IA	LI LL_LOCK_SEL	LCI			
			• cn4_sei		
			-1.4.10 1		
			cn4_10_sel		
DOTTO		7.6		1, 1, 1, 1	TODO
	DOME GET EGE	Mux		disabled	TODO
TRL_OFF_CAL_	DONE_SELECT				
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch0123_567	78_out	
RSTC- TRL_LTSSM_DI RSTC- TRL_MASK_TX_ RSTC- TRL_OFF_CAL_	_PLL_LOCK_SEL	Bool Mux ECT	•		TODO TODO

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
	7.5	7 5-5			tion
RSTC- TRL_OFF_CAL	EN_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123_56		TODO
RSTC- TRL_PERSTN_S	SELECT	Mux	• per- stn_pin • per- stn_pld	perstn_pin	TODO
RSTC- TRL_PERST_EN	JABLE	Mux	• level • neg_edge	level	TODO
RSTC- TRL_PLD_CLR		Bool	t/f	f	TODO
RSTC- TRL_RX_PCS_F	RST_N_INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PCS_F	RST_N_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch0123456	78_out	TODO

Table 10 – continued from previous page

		ble 10 – continue		-	
Name	Instance	Type	Values	Default	Documenta-
DOTTO		1		1: 11 1	tion
RSTC- TRL_RX_PLL_F	REQ_LOCK_SELI	Mux ECT	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_567 • ch0123_phs • ch01_phs_se	78_phs_sel s_sel el	TODO
RSTC- TRL_RX_PLL_I	OCK_SELECT	Mux	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_567	disabled	TODO
RSTC- TRL_RX_PMA_	RSTB_CMU_SELE	Mux SCT	• disabled • ch1cmu_sel • ch4cmu_sel • ch4_10cmu		TODO
RSTC- TRL_RX_PMA_	RSTB_INV	Bool	t/f	f	TODO
RSTC- TRL_RX_PMA_	RSTB_SELECT	Mux	• disabled • ch0_out • ch01_out • ch0123_out • ch01234567	78_out	TODO

Table 10 – continued from previous page

		able 10 – continue		-	
Name	Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_A_	ТҮРЕ	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_A_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_B_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_B_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_C_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_C_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_D_	ТҮРЕ	Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_D_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_E_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_E_	VALUE	Ram	00-ff	0	TODO

Table 10 – continued from previous page

		Table 10 – continue			
Name	Instance	Туре	Values	Default	Documenta- tion
RSTC- TRL_TIMER_F_	ТҮРЕ	Mux	disabledmilli_secsmi-cro_secsfref_cycles	disabled	TODO
RSTC- TRL_TIMER_F_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_G_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_G_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_H_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_H_	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_I_1	ГҮРЕ	Mux	disabled milli_secs mi- cro_secs fref_cycles	disabled	TODO
RSTC- TRL_TIMER_I_V	VALUE	Ram	00-ff	0	TODO
RSTC- TRL_TIMER_J_		Mux	 disabled milli_secs mi-cro_secs fref_cycles 	disabled	TODO
RSTC- TRL_TIMER_J_'	VALUE	Ram	00-ff	0	TODO

Table 10 – continued from previous page

		led from previous p		Decuments
Name Instance	Туре	Values	Default	Documenta-
2000				tion
RSTC-	Mux		disabled	TODO
TRL_TX_CMU_PLL_LOCK_SEL	ECT	 disabled 		
		• ch1_sel		
		• ch4_sel		
		•		
		ch4_10_sel		
RSTC-	Mux		disabled	TODO
TRL_TX_LC_PLL_LOCK_SELEC	CT	 disabled 		
		• ch1_sel		
		• ch7_sel		
		6117 _5 61		
RSTC-	Mux		disabled	TODO
TRL_TX_LC_PLL_RSTB_SELEC		disabled	aisaoica	1020
TRE_TY_LC_T DE_ROTE_SELEC	1	• ch1_out		
		• ch7_out		
		- cii/_out		
RSTC-	Bool	t/f	f	TODO
TRL_TX_PCS_RST_N_INV	1001	U1	1	1000
RSTC-	Mux		disabled	TODO
TRL_TX_PCS_RST_N_SELECT	Witax	disabled	disabled	1000
TRE_TA_Tes_RST_N_SEELET		• ch0_out		
		• ch01_out		
		• chor_out		
		ch0123_ou		
		C110123_0u	4	
		1.0122456	70	
		ch0123456	δ_out	
		1.0122.456	70.10	
		ch0123456	/8_10_out	
RSTC-	Bool	t/f	f	TODO
TRL_TX_PMA_RSTB_INV	BOOI	V1	1	1000
RSTC-	Bool	t/f	f	TODO
	DOOL	1/1	1	טעטו
TRL_TX_PMA_\$YNCP_INV	M		dical-1-1	TODO
RSTC-	Mux		disabled	TODO
TRL_TX_PMA_\$YNCP_SELECT		• disabled		
		• ch1_out		
		• ch4_out		
		•		
		ch4_10_ou	t	
RXFRE-	Ram	20 bits	0	TODO
QLK_CNT_DATA				
RXFRE-	Bool	t/f	f	TODO
QLK_CNT_EN				
RX_CDC_ALMOST_FULL_DATA		0-f	0	TODO
RX_L0S_COUNT_IDL_DATA	Ram	00-ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM	_	000-3ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM	1_MRIANn_DATA	000-3ff	0	TODO

Table 10 – continued from previous page

	ıaı	ne 10 – continue	d from previous pa	•	
Name	Instance	Туре	Values	Default	Documenta- tion
RX PTR0 POST	ED_DPRAM_MAX	K RDANTA	000-3ff	0	TODO
	ED DPRAM MIN		000-3ff	0	TODO
SIN-		Ram	0-f	0	TODO
GLE_RX_DETEC					
SKP_INSERTION		Bool	t/f	f	TODO
SKP_OS_SCHEE	ULE_COUNT_DA	T R am	000-7ff	0	TODO
SLOT-		Mux		dy-	TODO
CLK_CFG			• dy-	namic_slotclkcfg	
			namic_sloto	lkcfg	
			•		
			static_slotcl	kcfgoff	
			•		
			static_slotel	kcfgon	
SLOT_REGISTE	R_EN	Bool	t/f	f	TODO
TEST-		Bool	t/f	f	TODO
MODE_CONTRO	b _L				
	ST_FULL_DATA	Ram	0-f	0	TODO
TX_L0S_ADJUS		Bool	t/f	f	TODO
TX SWING DA		Ram	00-ff	0	TODO
USER_ID_DATA		Ram	0000-ffff	0	TODO
USE_CRC_FORV		Bool	t/f	f	TODO
VC0_CLK_ENAI		Bool	t/f	f	TODO
	R_MEMORY_SET		0000-ffff	0	TODO
	CTRL_COMPL_D		000-fff	0	TODO
	CTRL_COMPL_H		00-ff	0	TODO
	CTRL_NONPOST		00-ff	0	TODO
	CTRL_NONPOST			0	TODO
	CTRL_POSTED_I		000-fff	0	TODO
	CTRL_POSTED_I		00-ff	0	TODO
VC1_CLK_ENAI		Bool	t/f	f	TODO
VC_ENABLE		Bool	t/f	f	TODO
VSEC_CAP_DAT	A	Ram	0-f	0	TODO
VSEC_ID_DATA		Ram	0000-ffff	0	TODO
ASPM_OPTIONA		Bool	t/f	f	TODO
BAR0_64BIT_M		Bool	t/f	f	TODO
BAR0_IO_SPACI		Bool	t/f	f	TODO
BAR0_PREFETO		Bool	t/f	f	TODO
BAR0_SIZE_MA		Ram	28 bits	0	TODO
BAR1_64BIT_M		Mux		disabled	TODO
	-		 disabled 		
			 enabled 		
			• all_one		
BAR1 IO SPACI	F 0 7	Bool	t/f	f	TODO
BAR1_PREFETO		Bool	t/f	f	TODO
		Ram	28 bits	0	TODO
BAR1_SIZE_MA				-	
BAR2_64BIT_M		Bool	t/f	f	TODO
BAR2_IO_SPAC	E U-/	Bool	t/f	f	TODO

Table 10 – continued from previous page

Name Instance	Туре	tinued from previous p Values	Default	Documenta-
				tion
BAR2_PREFETCHABLE	Bool	t/f	f	TODO
BAR2_SIZE_MAS K -7DATA	Ram	28 bits	0	TODO
BAR3_64BIT_MENI_7SPACE	Mux	• disabled • enabled • all_one	disabled	TODO
BAR3_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR3_PREFETCHABLE	Bool	t/f	f	TODO
BAR3_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR4_64BIT_MEMI_7SPACE	Bool	t/f	f	TODO
BAR4_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR4_PREFETCHABLE	Bool	t/f	f	TODO
BAR4_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR5_64BIT_MENI_7SPACE	Mux	disabledenabledall_one	disabled	TODO
BAR5_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR5_PREFETCHABLE	Bool	t/f	f	TODO
BAR5_SIZE_MAS K -7DATA	Ram	28 bits	0	TODO
BRIDGE_PORT_SOID_SUPPO	RT Bool	t/f	f	TODO
BRIDGE_PORT_V@A_ENABL	E Bool	t/f	f	TODO
CLASS_CODE_DAFA	Ram	24 bits	0	TODO
COMPLE- 0-7 TION_TIMEOUT	Mux	 cmpl_a cmpl_abc cmpl_abcc cmpl_b cmpl_bc cmpl_bcd disabled 	cmpl_a	TODO
D0_PME 0-7	Bool	t/f	f	TODO
D1_PME 0-7	Bool	t/f	f	TODO
D1_SUPPORT 0-7	Bool	t/f	f	TODO
D2_PME 0-7	Bool	t/f	f	TODO
D2_SUPPORT 0-7	Bool	t/f	f	TODO
D3_COLD_PME 0-7	Bool	t/f	f	TODO
D3_HOT_PME 0-7	Bool	t/f	f	TODO
DEEMPHA- 0-7 SIS_ENABLE	Bool	t/f	f	TODO
DE- 0-7 VICE_ID_DATA	Ram	0000-ffff	0	TODO
DE- 0-7 VICE_SPECIFIC_INIT	Bool	t/f	f	TODO

Table 10 – continued from previous page

	Table 10 – continued from previous page							
Name	Instance	Type	Values	Default	Documenta- tion			
DIFF-	0-7	Ram	00-ff	0	TODO			
CLOCK_NFTS_C	OUNT DATA							
DIS-	0-7	Bool	t/f	f	TODO			
ABLE_SNOOP_P	ACKET							
	E PO RT_SUPPORT	Bool	t/f	f	TODO			
ECRC_CHECK_C	CAPABLE	Bool	t/f	f	TODO			
ECRC_GEN_CAP	AOB7LE	Bool	t/f	f	TODO			
EIE_BEFORE_N	F 10S7_ COUNT_DAT	`ARam	0-f	0	TODO			
ELEC-	0-7	Bool	t/f	f	TODO			
TROMECH_INTE	ERLOCK							
EN-	0-7	Bool	t/f	f	TODO			
	ΓΙΟΝ_TIMEOUT_							
EN-	0-7	Bool	t/f	f	TODO			
	N_MSIX_SUPPOI		4.1	-	1020			
EN-	0-7	Bool	t/f	f	TODO			
ABLE_LOS_ASP	0 ,	Door	V1	1	TODO			
EN-	0-7	Bool	t/f	f	TODO			
I I	• .	D001	V1	I	1000			
ABLE_L1_ASPM		D	0.7	0	TODO			
END-	0-7	Ram	0-7	0	TODO			
POINT_L0_LATE		D	0.7	0	TODO			
END-	0-7	Ram	0-7	0	TODO			
POINT_L1_LATE								
· ·	0-7	Ram	32 bits	0	TODO			
	DRESS_REGISTE							
EX-	0-7	Bool	t/f	f	TODO			
TEND_TAG_FIEL								
FLR_CAPABILIT		Bool	t/f	f	TODO			
GEN2_DIFFCLO	OK_7NFTS_COUN	Г <u>.R</u> а А ТА	00-ff	0	TODO			
GEN2_SAMECLO	OOM_NFTS_COU	NTR <u>a</u> DDATA	00-ff	0	TODO			
HOT_PLUG_SUP	ROTRT_DATA	Ram	00-7f	0	TODO			
INDICA-	0-7	Ram	0-7	0	TODO			
TOR_DATA								
IN-	0-7	Bool	t/f	f	TODO			
TEL_ID_ACCESS								
INTER-	0-7	Mux		disabled	TODO			
RUPT_PIN			 disabled 					
			• inta					
			• intb					
			• intc					
			• intd					
			IIIu					
IO_WINDOW_AI	מדרוועו קשר	Mux		disabled	TODO			
TO_MINDOM_AI	חוטויין אישט	IVIUA	• disabled	uisavicu	1000			
			• win-					
			dow_16_bit					
			• win-					
			dow_32_bit					
I O EXTER I APPRO	MAN DIESEL OCT	DATEA	0.7	0	TODO			
LU_EXIT_LATEN	OY_DIFFCLOCK	_ IXA MA	0-7	0	TODO			

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
	NOY7_SAMECLOC		0-7	0	TODO
	VOY7_DIFFCLOCK		0-7	0	TODO
L1_EXIT_LATE	NOY7_SAMECLOC	K <u>R</u> DANTA	0-7	0	TODO
L2_ASYNC_LOG	5 10 -7	Bool	t/f	f	TODO
LOW_PRIORITY	_0/-07	Bool	t/f	f	TODO
MAXI-	0-7	Ram	0-7	0	TODO
MUM_CURREN	T_DATA				
MAX_LINK_WI	DOH	Mux	 disabled x4 x2 x1 x8 	disabled	TODO
MAX_PAYLOAD	SIZE	Num	• 128 • 256 • 512	128	TODO
MSIX_PBA_BIR	Ю А7ГА	Ram	0-7	0	TODO
MSIX_PBA_OFF	SE-77_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_E	I R - 7 DATA	Ram	0-7	0	TODO
MSIX_TABLE_C	PFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_S	IZOE7_DATA	Ram	000-7ff	0	TODO
MSI_64BIT_ADI	ROESSING_CAPAI	BIE Fool	t/f	f	TODO
MSI_MASKING	COATPABLE	Bool	t/f	f	TODO
MSI_MULTI_ME	SSAGE_CAPABLI	E Num	• 1-2 • 4 • 8 • 16 • 32	1	TODO
MSI_SUPPORT	0-7	Bool	t/f	f	TODO
NO_COMMAND	_ CO MPLETED	Bool	t/f	f	TODO
NO_SOFT_RESE	T0-7	Bool	t/f	f	TODO
PCIE_SPEC_VEI		Num	• 0-2	0	TODO

Table 10 – continued from previous page

Name	Instance		Values	Default	Documenta-
ivaille	Instance	Туре	values	Delault	tion
DODE	0.7	3.6			
PORT-	0-7	Mux		ep_native	TODO
TYPE_FUNC			• ep_native		
			 ep_legacy 		
			• rp		
			• sw_up		
			• sw_dn		
			 bridge 		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
PREFETCH-	0-7	Num		0	TODO
	INDOW_ADDR_W		• 0		
/ TELL_IVILIVI_ VV	TIDOW_NDBR_W		• 32		
			• 64		
			04		
REVI-	0-7	Ram	00-ff	0	TODO
SION_ID_DATA		Kain	00-11	O O	TODO
	ERRØR_REPORTIN	J R ool	t/f	f	TODO
RX_EI_L0S	0-7	Bool	t/f	f	TODO
SAME-	0-7	Ram	00-ff	0	TODO
CLOCK_NFTS_		Kam	00-11	O .	TODO
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_		Ram	00-ff	0	TODO
SLOT_POWER_		Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_DEVICE_					
SUBSYS-	0-7	Ram	0000-ffff	0	TODO
TEM_VENDOR	ID_DATA 0				
SUR-	0-7	Bool	t/f	f	TODO
	ERROR_SUPPORT				
USE_AER	0-7	Bool	t/f	f	TODO
VC_ARBITRAT	ION-7	Bool	t/f	f	TODO
VEN-	0-7	Ram	0000-ffff	0	TODO
DOR_ID_DATA					
	ASE <u>5</u> ADDR_USER	_Ram	000-3ff	0	TODO
CVP_MDIO_DI		Bool	t/f	f	TODO
DFT_BROADCA	ASTO_EN_1	Bool	t/f	f	TODO
FORCE_MDIO_	DIS-5CSR_CTRL_1	Bool	t/f	f	TODO
POWER_ISOLA	TI O S_EN_1_DATA	Bool	t/f	f	TODO

2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT	Num	• 3	3	TODO
		• 12		
		• 24		
		• 40		
		• 48		
		• 72		
		• 80		
		• 96		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DE-	Bool	t/f	f	TODO
LAY_CHAIN_GLITO				
DE-	Mux	• bit7	static	TODO
LAY_CONTROL		• static		
		static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux		VSS	TODO
_		• VSS		
		• sd_pll0 • sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		- to_pm		
DLL_RD_PD	Ram	0-7	0	TODO
JIT-	Bool	t/f	t	TODO
TER_COUNTER_EN				
JIT-	Bool	t/f	t	TODO
TER_REDUCE_EN	D	0.2	2	TODO
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETT		00-7f t/f	0	TODO TODO
UPDNEN_EN UPNDNIN	Bool Mux	V1	t	TODO
OPINDININ	IVIUX	• bit4	core	וטטט
		• core		
UPNDNIN_EN	Bool	t/f	t	TODO
UPND-	Bool	t/f	t	TODO
NIN_INVERT_EN				
UPND-	Bool	t/f	t	TODO
NIN_INV_EN				
UPWNDCORE	Mux	• upndn	upndn	TODO
		• updnen		
		• up_ndn		
		• refclk		
		TOTOIK		
USE_ALOAD	Bool	t/f	t	TODO
	I.	L		

Port Name	Instance	Port bits	Route node type	Documentation
ASYNC_LOAD			GOUT	TODO
CTRL_OUT		0-6	GIN	TODO
LOCKED			GIN	TODO
UPNDN_IN			GOUT	TODO
UPNDN_IN_CLK_ENA			GOUT	TODO
UPNDN_OUT			GIN	TODO

Port Name	In-	Port bits	Dir	Remote port	Documentation
	stance				
CLKIN			<	FPLL:CLKDOUT	Dedicated differential I/O PLL counter to DLL

2.3.15 **SERPAR**

Unclear yet.

TODO: everything

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	disabledblock_0block_1block_2block_3	disabled	TODO

2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta-
					tion
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELA	Y	Ram	0-3	0	TODO
FBOUT0_DELA	Y_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	Y	Ram	0-3	0	TODO
FBOUT1_DELAY	Y_PWR_SVG_EN	Bool	t/f	t	TODO
PHY-		Bool	t/f	f	TODO
CLK_GATING_I	IS				
PHYCLK_SEL		Ram	0-3	0	TODO
PHY-		Bool	t/f	f	TODO
CLK_SEL_INV_	EN				
CLK_DELAY	0-3	Ram	0-3	0	TODO
CLK_DELAY_P	WR- <u>3</u> SVG_EN	Bool	t/f	f	TODO
CLK_GATING_I)I 0 -3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DE-	0-3	Mux	• core	core	TODO
LAY_CLK_SEL			• pll		
PLL_SEL	0-3	Num	• 1-3	1	TODO
			- 1-3		
		1			1

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

TODO: everything

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux	• disabled • rs_12_15v • rs_18_30v	disabled	TODO
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR_INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	t	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux	 disabled rsadjust_10 rsadjust_6p5 rsadjust_3 rsadjust_m3 rsadjust_m6 rsadjust_m9 rsadjust_m12 	disabled	TODO
RSHIFT_RDOWN_D	N.S. Col	t/f	f	TODO
RSHIFT_RUP_DIS	Bool	t/f	f	TODO
RSMULT_VAL	Mux	 disabled rsmult_1 rsmult_2 rsmult_3 rsmult_4 rsmult_5 rsmult_6 rsmult_7 rsmult_10 	rsmult_1	TODO
RTADJUST_VAL	Mux	disabledrtadjust_2p5vrtad- just_1p5_1p8v	disabled	TODO
RTMULT_VAL	Mux	 disabled rtmult_1 rtmult_2 rtmult_3 rtmult_4 rtmult_5 rtmult_6 	rtmult_1	TODO
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_1_EN	Bool	t/f	f	TODO
TEST_4_EN	Bool	t/f	f	TODO
TEST_5_EN	Bool	t/f	f	TODO
USER_OCT_INV 2.3 Reripheral logi	Bool	t/f	f	TODO
23 REPHIPHERAL logi	c blocks	C	vref_m	TODO 77
		vref_mvref_lvref_h		

2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
FPLL_DRV_EN		Bool	t/f	t	TODO
FPLL_REFCLK_	SEL_IQ_TX_RX	CIMKux	iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx iq_tx_rx ordinates	_clk1 _clk2 _clk3 _clk4	TODO
FPLL_SEL_IQ_	TX_RX_CLK	Mux	iq_tx_rx iq_tx_rx iq_tx_rx o iq_tx_rx o pd	_clk1	TODO
FPLL_SEL_REF	IQCLK	Mux	• ffpll_top ref_iqclk ref_iqclk ref_iqclk ref_iqclk ref_iqclk pd	c0 c1 c2 c3	TODO
FPLL_SEL_RX_	IQCLK	Mux	rx_iqclkrx_iqclkrx_iqclkrx_iqclkpd	1 2 3	TODO

Table 11 – continued from previous page

Name		Type	Values	Default	Documenta-
	Instance	Турс	values	Dolault	tion
HCLK_TOP_OUT	T_DRIVER	Mux	tristateup_endown_en	down_en	TODO
SEG- MENTED_0_UP_	MUX_SEL	Mux	other_segmpd_1ch0_txpll	ch0_txpll	TODO
X6_DRIVER_EN		Bool	t/f	f	TODO
AUTO_NEGOTIA	ADIØN	Bool	t/f	f	TODO
	0-2	Ram	0-f	0	TODO
CDR_PLL_BBPD		Mux	• delta_0 • delta_1_left • delta_2_left • delta_3_left • delta_4_left • delta_5_left • delta_6_left • delta_1_rigi • delta_2_rigi • delta_3_rigi • delta_4_rigi • delta_5_rigi • delta_5_rigi • delta_5_rigi • delta_7_rigi	delta_0 nt nt nt nt	TODO

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
1131110	starioo	.,,,,	14,400	Doladii	tion
CDR PLL BRPE		TMux		delta_0	TODO
CDK_I LL_BBI I	Zee ER100_O115E	I WILL	• delta_0	dena_0	TODO
			•		
			delta_1_lef		
			•		
			delta_2_lef		
			•		
			delta_3_lef		
			delta_4_lef	Į Į	
			•		
			delta_5_lef		
			delta_6_lef		
			•		
			delta_7_lef		
			delta_1_rig	ht	
			•		
			delta_2_rig	ht	
			delta_3_rig	 ht	
			•		
			delta_4_rig	ht	
			• delta_5_rig	ht	
			•		
			delta_6_rig	ht	
			delta 7 mia	ht	
			delta_7_rig	III	
1	1			1	1

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
1.131110		.,,,,	10.000	Doladii	tion
CDR PLL BRPE)_@£ K270_OFFSE	TMux		delta_0	TODO
CDK_I EL_BBI I	7_@EIK270_OITSE	I WILL	• delta_0	dena_0	ТОВО
			•		
			delta_1_left		
			•		
			delta_2_left	t	
			• delta_3_left		
			•		
			delta_4_left		
			•		
			delta_5_left		
			delta_6_left	•	
			•		
			delta_7_left		
			delta_1_rig	ht	
			• dalta 2 ria	ht	
			delta_2_rig	 	
			delta_3_rig	ht	
			• delta_4_rig	 ht	
			•		
			delta_5_rig	ht	
			• delta_6_rig	 ht	
			•		
			delta_7_rig	ht	

Table 11 – continued from previous page

Nama			Values		Dooumonto
Name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_BBPD	_©2 K90_OFFSET	Mux		delta_0	TODO
			• delta_0		
			•		
			delta_1_left		
			•		
			delta_2_left		
			•		
			delta_3_left		
			•		
			delta_4_left		
			•		
			delta_5_left	•	
			•		
			delta_6_left		
			dena_0_ien	•	
			dalta 7 laft		
			delta_7_left		
			1.14. 1		
			delta_1_rigl	nt	
			•		
			delta_2_rigl	nt	
			•		
			delta_3_rigl	nt	
			•		
			delta_4_rigl	nt	
			•		
			delta_5_rigl	nt	
			•		
			delta_6_rigl	nt	
			•		
			delta_7_rigl	nt	
CDR_PLL_BBPD) (SIPI	Mux		normal	TODO
CDR_1 EE_BB1 E		1110/1	 normal 	normar	1020
			• testmux		
			- wsunux		
CDR_PLL_CGB_	OUT TY EN	Rool	t/f	f	TODO
		Bool			
CDR_PLL_CLOC		Bool	t/f	f	TODO
	NTOER_PD_CLK_D		t/f	f	TODO
CDR_PLL_CPUN	110_2 CURRENT_TE	SMux		normal	TODO
			 normal 		
			 disable 		
			test_down		
			test_up		
			-		
CDR PLL CP R	GO-24_BYPASS_EN	Bool	t/f	f	TODO
	_R-EV_LOOPBACI		t/f	f	TODO
	DOCK_MODE_E		t/f	t	TODO
		12001	W.1		1000

Table 11 – continued from previous page

NI			a from previous p		D
Name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_FB_S	SED-2	Mux		vco_clk	TODO
			• vco_clk		
			• exter-		
			nal_clk		
CDR PLL FREE	BP2M_DIV2_EN	Bool	t/f	f	TODO
	N_ODETECTION_E		t/f	f	TODO
	POE2PHASELOCK		t/f	f	TODO
	H0F2T_POWER_TA		0-3	1	TODO
CDR_PLL_L_CO	DUNZTER	Num		1	TODO
			• 1-2		
			• 4		
			• 8		
CDR_PLL_M_C	OIONTER	Num		20	TODO
CDR_I LL_WI_C	UILI LIK	1 10111	• 0	20	1000
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
CDR_PLL_ON	0-2	Bool	t/f	f	TODO
CDR_PLL_PCIE	HREQ_MHZ	Num		100	TODO
			• 100		
			• 125		
CDB bii bu c	POPMP_CURRENT	N ₁ A _m		5	TODO
	T WELL _CURRENT	_5011	• 5		1000
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_I	QQ UNTER	Num		1	TODO
			• 1-2		
			• 4		
			• 8		

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
CDR_PLL_PF	D_C 0 42MP_CURREN	TNUA		20	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
			• 50		
			• 60		
			• 80		
			• 100		
			• 120		
CDR_PLL_RE	EF_C 0.42 _DIV	Num		1	TODO
			• 1-2		
			• 4		
			• 8		
CDR_PLL_RE	EGUIQAZTOR_INC_PC	T Mux		p5	TODO
			• p0		
			• p5		
			• p10		
			• p15		
			• p20		
			• p25		
			• disabled		
CDD DII DI	DI IOO DI A C. DIC	D 1			TODO
	EPLI 0A 2_BIAS_DIS ESE R0⁄-E _LOOPBACK	Bool	t/f t/f	f f	TODO TODO
	PPL_CAP_CTRL_EN		t/f	f	TODO
	KPLLO <u>-2</u> D_BW_CTRL		V1	300	TODO
CDK_I LL_K/	TILLED_DW_CIKL	Nulli	• 170	300	ТОДО
			• 240		
			• 300		
			• 600		
			- 000		
CDR PLL RY	KPLL0- 2 FD_BW_CTR	L Num		3200	TODO
<u>-</u> - 			• 1600		
			• 3200		
			• 4800		
			• 6400		
CDR_PLL_TX	KPLLO-EICLK_DRIVE	R_BEON/1	t/f	f	TODO
	CO_AUTO_RESET_E		t/f	t	TODO
	CO_OWERANGE_REI		0-3	2	TODO
CDR_PLL_VI	OCIO_MONITOR	Mux		mon_clk	TODO
			• mon_clk		
			• mon_data		
CVP_EN	0-2	Bool	t/f	f	TODO

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documenta-
				tion
DPRIO_REG_PLD0P2MA_IF_B		000-7ff		TODO
FORCE_MDIO_DIS-2CSR_END	Bool	t/f	f	TODO
HCLK_PCS_DRIVŒR_EN	Bool	t/f	f	TODO
INT_EARLY_EIOS)_SEL	Mux	• pcs • core	pcs	TODO
INT_FFCLK_EN 0-2	Bool	t/f	f	TODO
INT_LTR_SEL 0-2	Mux	• pcs • core	pcs	TODO
INT_PCIE_SWITCH2SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECTRX2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_IDI_E_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH20SEL	Mux	• ffpll_top • ffpll_bot • ref_clk0 • ref_clk1 • ref_clk2 • ref_clk3 • rx_clk0 • rx_clk1 • rx_clk2 • rx_clk2 • rx_clk2	pd_pma	TODO

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
IQ_TX_RX_CLF	A-B_SEL	Mux	_	tristate	TODO
			a_pma_rx	_b_pma_rx	
			a_pcs_rx_	_b_pcs_rx	
			• a_pma_tx	_b_pma_rx	
			• a_pcs_tx_	b_pcs_tx	
			• a_tri_b_po	es_rx	
			• a_tri_b_po	es_tx	
			a_pcs_tx_ tristate	b_tri	
IQ_TX_RX_TO_	<u>CH-2</u> FB	Mux	• clk0 • clk1 • clk2 • pd	pd	TODO
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux		tristate	TODO
			a_pma_rx	_b_pma_rx	
			a_pcs_rx_	_b_pcs_rx	
			a_pma_tx	_b_pma_rx	
			a_pcs_tx_	b_pcs_tx	
			a_tri_b_po	es_rx	
			a_tri_b_po	es_tx	
			a_pcs_tx_ • tristate	b_tri	
RX_BIT_SLIP_E	BYPASS_EN	Bool	t/f	t	TODO
RX_BUF_RX_A		Ram	0-f	0	TODO
RX_BUF_SD_3I		Bool	t/f	f	TODO
	DRCLK_TO_CGB		t/f	f	TODO
	IA G - <u>2</u> LOOPBACK	Bool	t/f	f	TODO
RX_BUF_SD_E		Bool	t/f	f	TODO
RX BUF SD H	ALOF2BW_EN	Bool	t/f	f	TODO

Table 11 – continued from previous page

Name	Instance	Type	tinued from previous Values	Default	Documenta-
		1			tion
RX_BUF_SD_	OFF0-2	Mux		divrx_2	TODO
			• divrx_1		
			• divrx_2		
			• divrx_3		
			• divrx_4		
			• divrx_5		
			• divrx_6		
			• divrx_7		
			• divrx_8		
			• divrx_9	,	
			• divrx_10 • divrx_11		
			• divrx_12		
			• divrx_13		
			• divrx_14		
			• re-		
			served_o	off 1	
			• re-		
			served_c	off_2	
			• off on t	x_divrx_1	
			•		
			off_on_t	x_divrx_2	
			off_on_t	x_divrx_3	
			off_on_t	x_divrx_4	
			off_on_t	x_divrx_5	
			off_on_t	x_divrx_6	
			off_on_t	x_divrx_7	
			off_on_t	x_divrx_8	
			off_on_t	x_divrx_9	
			off_on_t	x_divrx_10	
			off_on_t	x_divrx_11	
			off_on_t	x_divrx_12	
			off_on_t	x_divrx_13	
			off_on_t	x_divrx_14	

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
					tion
RX_BUF_SD_ON	N 0-2	Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_20 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • reserved_on_ • force_on		TODO
RX_BUF_SD_RX	K_QACGAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX		Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
	K_@ELK_DIV2_EN	Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	RM2_SEL	Mux	 external r150ohm r120ohm r100ohm r85ohm 	r100ohm	TODO

Table 11 – continued from previous page

		ole 11 – continue			
Name	Instance	Type	Values	Default	Documenta-
				•	tion
RX_BUF_SD_T	HRESHOLD_MV	Num		30	TODO
			• 15		
			• 20		
			• 25		
			• 30		
			• 35		
			• 40		
			• 45		
			• 50		
RX_BUF_SD_V	CM0_2SEL	Mux		v0p80	TODO
			• tristated1	_	
			• tristated2		
			• tristated3		
			• tristated4		
			• v0p35		
			• v0p50		
			• v0p55		
			• v0p60		
			• v0p65		
			• v0p70		
			• v0p75		
			• v0p80		
			•		
			pull_down_	strong	
			•	jurong	
			pull_down_	weak	
			pun_down_	Weak	
			11		
			pull_up_str	ong	
			•		
			pull_up_we	ak	
RX_BUF_SX_PI		Bool	t/f	f	TODO
	CURRENT_ADD	Ram	0-3	1	TODO
RX_DESER_CL	K_OSEL	Mux		or_cal	TODO
			• or_cal		
			• lc		
			• pld		
DI DES	Y LEWIS AND A CONTROL OF	TD 6			TOP 0
RX_DESER_RE	VER2SE_LOOPBAC	KMux		rx	TODO
			• rx		
			• cdr		
RX_EN	0-2	Bool	t/f	f	TODO
RX_MODE_BIT	\$ 0-2	Num		8	TODO
			• 8		
			• 10		
			• 16		
			• 20		
					ies on nevt nage

Table 11 – continued from previous page

Nama			d from previous pa		Dearmarite
Name	Instance	Туре	Values	Default	Documenta- tion
RX_SDCLK_EN	0-2	Bool	t/f	f	TODO
RX_VCO_BYPA	\$50-2	Mux	clklowfrefnormalnor- mal_dont_c	normal	TODO
TX_BUF_CML_	EN0-2	Bool	t/f	f	TODO
	100N2_MODE_DRIV		U1	v0p65	TODO
			• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80	cela	
TX_BUF_DFT_S	EQ-2	Mux		pre_en_po2_en	TODO
			vod_en_lsb vod_en_msl pol_en disabled pre_en_po2	_en	
TX_BUF_DRIVE	RO-RESOLUTION_	<u>CMTRSE</u>	 combination disabled off- set_main off- set_po1 	offset_main	TODO
TX_BUF_EN	0-2	Bool	t/f	f	TODO
	<u> </u>		I		loo on novt nogo

Table 11 – continued from previous page

Nome			u irom previous pa		Dooumonto
Name	Instance	Туре	Values	Default	Documenta- tion
TX_BUF_FIR_C	DBF2_SEL	Mux		ram	TODO
			• ram		
			• dynamic		
TX_BUF_LOCAL	L_OLE_CTL	Mux		r29ohm	TODO
			• r49ohm		
			• r29ohm		
			• r42ohm		
			• r22ohm		
TX_BUF_LST_A	T B -2	Ram	0-f	0	TODO
TX_BUF_RX_DE		Ram	0-f	0	TODO
TX_BUF_RX_DE		Bool	t/f	f	TODO
TX_BUF_SLEW_		Num		30	TODO
01_022 11		· 	• 15		
			• 30		
			• 50		
			• 90		
			• 160		
TX_BUF_SWING	G_0BOOST_DIS	Bool	t/f	f	TODO
TX_BUF_TERM	SEL	Mux		r100ohm	TODO
			• r150ohm		
			• r120ohm		
			• r100ohm		
			• r85ohm		
			• external		
TX_BUF_VCM_0	TURRENT ADD	Ram	0-3	1	TODO
TX_BUF_VOD_E		Bool	t/f	f	TODO
	SWJ-21ST_POST_TA		00-1f	0	TODO
TX_BUF_VOD_S		Ram	00-3f	0	TODO
TX CGB CLK N		Mux		disable	TODO
	3 ==	· 	disable		
			• en-		
			able_mute		
			• en-		
				master_channel	
The Cop Corn	TOW DECEM EX	D 1	4/6	C	TODO
TX_CGB_COUN		Bool	t/f	f	TODO
TX_CGB_ENAB TX_CGB_FREF_		Bool Bool	t/f t/f	f	TODO TODO
TX CGB_FREF_			t/f	f	TODO
TX_CGB_MUX_	_	Bool	VI		TODO
IA_COB_PCIE_I	XD S E I	Mux	a normal	normal	וסטט
			• normal		
			• pcie		
				<u>.</u>	lles on next nage

Table 11 – continued from previous page

Name	Instance	Туре	d from previous pa	Default	Documenta-
			values		tion
TX_CGB_RX_IQ		Mux	• cgb_x1_m_ • rx_output • tristate	tristate div	TODO
TX_CGB_SYNC		Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_b same_ch_tx hf- clk_xn_up hf- clk_cn1_x6 hf- clk_xn_dn hf- clk_ch1_x6	ented pll _dn	TODO
TX_CGB_X1_DI	V <u>O</u> MI_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L OC K_SOURCE_S	E M ux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_	cgb_x1_m_div	TODO

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documenta- tion
TX_MODE_BIT\$ 0-2	Num	• 8 • 10 • 16 • 20 • 80	8	TODO
TX_SER_CLK_DIV-ZX_DESKEV	V Ram	0-f	0	TODO
TX_SER_DUTY_COYCLE_TIME	Ram	0-7	3	TODO
TX_SER_FORCED)_DATA_MOD		t/f	f	TODO
TX_SER_POST_TAP2_1_EN	Bool	t/f	f	TODO
TX_VREF_ES_TA P -2	Mux		vref_12r_ov_20r	TODO
		vref_10r_ vref_11r_ vref_12r_ vref_13r_ vref_14r_	ov_19r ov_20r ov_21r	
REF_IQCLK_BUF <u>0</u> EN	Bool	t/f	f	TODO
RX_IQCLK_BUF_EN	Bool	t/f	f	TODO
FF- 0-5 PLL_IQTXRXCLK_DIRECTION	Mux	tristateupdown	tristate	TODO
FF- 0-1 PLL_IQCLK_DIRECTION	Mux	• tristate • up • down		TODO
CLK- BUF_DIV2_EN	Bool	t/f	f	TODO
CLK- BUF_LVPECL_DIS	Bool	t/f	t	TODO
CLK- BUF_TERM_DIS	Bool	t/f	t	TODO
CLK- BUF_VCM_PUP	Mux	• tristate • vcc	tristate	TODO

Table 11 – continued from previous page

Name	Instance	ble 11 – continue ⊤Tvpo	Values	Default	Documenta-
Name	instance	Type	values	Delault	tion
SEG- MENTED_0_DO	WN_MUX_SEL	Mux	• ch2_txpll • other_segm	pd_1	TODO
			• pd_1	emed	
SEG- MENTED_1_DO	WN_MUX_SEL	Mux	• fpllin • mux1 • ch0_txpll • pd_2	pd_2	TODO
SEG- MENTED_1_UP	_MUX_SEL	Mux	• fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_b • ch1_txpll_t		TODO
XN_DN_SEL		Mux	• xn_dn • x6_up • x6_dn • pd_xn_dn	pd_xn_dn	TODO
XN_UP_SEL		Mux	 xn_up x6_up x6_dn pd_xn_up	pd_xn_up	TODO
CLK- BUF_DIV2_EN		Bool	t/f	f	TODO
CLK- BUF_LVPECL_D	DIS	Bool	t/f	t	TODO
CLK- BUF_TERM_DIS	3	Bool	t/f	t	TODO
CLK- BUF_VCM_PUP		Mux	• tristate • vcc	tristate	TODO
SEG- MENTED_0_DO	WN_MUX_SEL	Mux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO
				contin	ues on next nage

Table 11 - continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
SEG- MENTED_1_DO	WN_MUX_SEL	Mux	ch1_txpll_b ch1_txpll_te fpllin mux2 ch0_txpll pd_2		TODO
SEG- MENTED_1_UP	_MUX_SEL	Mux	• fpllin • mux2 • pd_2 • ch2_txpll	ch2_txpll	TODO

2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

What triggers the bypass is unclear, but the default configuration is in bypass mode. When bypassed a direct connection is extablished between two pnodes with the same coordinates and only a different port type. The source ports DDIOPHYDQDIN are connected to IOINTDQDIN, routing the inputs to the chip, while the source ports IOINT* are connected to the corresponding PHYDDIO* ports.

TODO: everything

Name	Instance	Туре	Values	Default	Documenta- tion
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux		chip_row_bank_c	olTODO
			•		
			chip_row_b	ank_col	
			•	,	
			chip_bank_	row_col	
			row_chip_b	ank col	
			10 e p_0	v or	
ATTR_COUNTE	R_ONE_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_S	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_0	CONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO

Table 12 – continued from previous page

A_CSR_LPDDR_I A_CSR_PIPELINE A_CSR_RESET_D A_CSR_WRAP_B CAL_REQ CFG_BURST_LE	EGLOBALENABL DELAY_EN BC_EN	Bool Bool Bool Bool	t/f t/f t/f	Default f	Documenta- tion TODO TODO
A_CSR_PIPELINE A_CSR_RESET_D A_CSR_WRAP_B CAL_REQ	EGLOBALENABL DELAY_EN BC_EN	Bool Bool	t/f		TODO
A_CSR_PIPELINE A_CSR_RESET_D A_CSR_WRAP_B CAL_REQ	EGLOBALENABL DELAY_EN BC_EN	Bool Bool	t/f		
A_CSR_RESET_C A_CSR_WRAP_B CAL_REQ	DELAY_EN C_EN	Bool		-	LODO
A_CSR_WRAP_B CAL_REQ	C_EN		17.1	f	TODO
CAL_REQ		2001	t/f	f	TODO
	NCTH	Bool	t/f	f	TODO
	NULL	Num		0	TODO
			• 0 • 2 • 4 • 8 • 16		
CFG_INTERFACE	E WIDTH	Num		0	TODO
			• 0 • 8 • 16 • 24 • 32 • 40		
CFG_SELF_RFSH	I_EXIT_CYCLES	Num	• 0 • 37 • 44 • 52 • 59 • 74 • 88 • 200 • 512	0	TODO
CFG_STARVE_LI	MIT	Ram	00-3f	0	TODO
CFG_TYPE		Mux	ddrddr2ddr3lpddrlpddr2	ddr	TODO
CLR_INTR		Bool	t/f	f	TODO
CTL_ECC_ENAB	LED	Bool	t/f	f	TODO
CTL_ECC_RMW_		Bool	t/f	f	TODO
CTL_REGDIMM		Bool	t/f	f	TODO
CTL_USR_REFRE		Bool	t/f	f	TODO
DATA_WIDTH		Num	• 16 • 32 • 64	16	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta-
DDE DIED		D 1		C	tion TODO
DBE_INTR	T	Bool	t/f	f	
DDIO_ADDR_E	N	Ram	0000-ffff	0	TODO
DDIO_BA_EN		Ram	0-7	0	TODO
DDIO_CAS_N_E	N	Bool	t/f	f	TODO
DDIO_CKE_EN		Ram	0-3	0	TODO
DDIO_CS0_N_E	N	Ram	0-3	0	TODO
DDIO_DM_EN		Ram	00-1f	0	TODO
DDIO_DQSB_EN	1	Ram	00-1f	0	TODO
DDIO_DQSLOG	IC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN		Ram	00-1f	0	TODO
DDIO_DQ_EN		Ram	45 bits	0	TODO
DDIO_MEM_CL	K_EN	Bool	t/f	f	TODO
DDIO_MEM_CL	K N EN	Bool	t/f	f	TODO
DDIO_ODT_EN		Ram	0-3	0	TODO
DDIO_RAS_N_E	N	Bool	t/f	f	TODO
DDIO_RESET_N		Bool	t/f	f	TODO
DDIO_WE_N_E		Bool	t/f	f	TODO
DE-	,	Ram	0-3	0	TODO
LAY_BONDING		Kuiii			1000
DFX_BYPASS_E		Bool	t/f	f	TODO
DIS-	NADLE	Bool	t/f	f	TODO
	_	D001	1/1	1	ТОВО
ABLE_MERGING		Dam	0-3	0	TODO
DQA_DELAY_E	N	Ram			
DQS-	EN	Ram	0-3	0	TODO
LOGIC_DELAY_	EN	-	0.2		TODO
DQ_DELAY_EN		Ram	0-3	0	TODO
EN-		Bool	t/f	f	TODO
ABLE_ATPG					
EN-		Bool	t/f	f	TODO
ABLE_BONDING	G_WRAPBACK				
EN-		Bool	t/f	f	TODO
ABLE_BURST_I	NTERRUPT				
EN-		Bool	t/f	f	TODO
ABLE_BURST_7	ERMINATE				
EN-		Bool	t/f	f	TODO
ABLE_DQS_TRA	ACKING				
EN-		Bool	t/f	f	TODO
ABLE_ECC_COI	DE_OVERWRITE				
 EN-	_	Bool	t/f	f	TODO
ABLE_INTR					
EN-		Bool	t/f	f	TODO
ABLE_NO_DM				-	
EN-		Bool	t/f	f	TODO
ABLE_PIPELINE	GI OBAI	Bool	VI	1	1000
ייים דו דרוועד	, GLODI IL	Ram	0-f	0	TODO
FY	ĺ	Kaiii	0-1	U	טעטו
EX-	ACT TO ACT				
EX- TRA_CTL_CLK_ EX-	ACT_TO_ACT	Ram	0-f	0	TODO

Table 12 – continued from previous page

			nued from previou	· •	
Name	Instance	Туре	Values	Default	Documenta- tion
EX- TRA_CTL_CLK	ACT_TO_PCH	Ram	0-f	0	TODO
EX-	ACT_TO_RDWR	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	ARF_TO_VALID	Ram	0-f	0	TODO
EX-	FOUR_ACT_TO_	Ram ACT	0-f	0	TODO
EX-	PCH_ALL_TO_V	Ram	0-f	0	TODO
EX-	PCH_TO_VALID	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	PDN_TO_VALID	Ram	0-f	0	TODO
EX-	RD_AP_TO_VAL	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	RD_TO_RD_DIFF	Ram	0-f	0	TODO
EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-	RD_TO_WR_BC	Ram	0-f	0	TODO
EX-	RD_TO_WR_DIF	Ram	0-f	0	TODO
EX-	SRF_TO_VALID	Ram	0-f	0	TODO
EX-		Ram	0-f	0	TODO
EX-	SRF_TO_ZQ_CAI WR_AP_TO_VAL	Ram	0-f	0	TODO
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK EX- TRA_CTL_CLK		Ram	0-f	0	TODO
EX-		Ram	0-f	0	TODO
EX-	WR_TO_RD_BC	Ram	0-f	0	TODO
TRA_CTL_CLK_ EX-	WR_TO_RD_DIF	F_CHIP Ram	0-f	0	TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documenta-
					tion
EX-		Ram	0-f	0	TODO
TRA_CTL_CLK_	WR_TO_WR_DIF	F_CHIP			
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO
IF_DQS_WIDTH		Num	• 0-5	0	TODO
INC_SYNC		Num	• 2-3	2	TODO
LO- CAL_IF_CS_WID)TH	Num	• 0-4	0	TODO
MASK_CORR_D	ROPPED_INTR	Bool	t/f	f	TODO
MEM_AUTO_PD		Ram	0000-ffff	0	TODO
MEM_CLK_ENT		Ram	0-f	0	TODO
MEM_IF_AL		Num	• 0-10	0	TODO
MEM_IF_BANK	ADDR_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLAI	DDR_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWAI	ODR_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD		Num	• 0-4	0	TODO
MEM_IF_TCL		Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL		Num	• 0-8	0	TODO
MEM_IF_TFAW		Num	• 0-32	0	TODO
		l.	1	1	ues on nevt nage

Table 12 – continued from previous page

Name			d from previous pa	Default	Decuments
ivame	Instance	Type	values	Delault	Documenta-
1 (E) (E E) (D)					tion
MEM_IF_TMRD		Num		0	TODO
			• 0		
			• 2		
			• 4		
MEM_IF_TRAS		Num		0	TODO
			• 0-29		
MEM_IF_TRC		Num		0	TODO
			• 0-40		
MEM_IF_TRCD		Num		0	TODO
1.121.1_11 _11.62			• 0-11		1020
			0 11		
MEM_IF_TREFI		Ram	0000-1fff	0	TODO
MEM_IF_TRFC		Ram	00-ff	0	TODO
MEM_IF_TRP		Num	00-11	0	TODO
MEM_IF_IKF		Nulli	• 0	U	1000
			• 2-10		
			• 2-10		
) (E) (IE TODO		3 Y			TODO
MEM_IF_TRRD		Num		0	TODO
			• 0-6		
MEM_IF_TRTP		Num		0	TODO
			• 0-8		
MEM_IF_TWR		Num		0	TODO
			• 0-12		
MEM_IF_TWTR		Num		0	TODO
			• 0-6		
MMR_CFG_MEN	M BL	Num		2	TODO
	_ _	- 1	• 2	_	
			• 4		
			• 8		
			• 16		
			10		
OUT-		Bool	t/f	f	TODO
		DOOL	VI	1	1000
PUT_REGD	LEC) M		4: . 1.1 . 1	TODO
PDN_EXIT_CYC	LES	Mux	1	disabled	TODO
			• disabled		
			• fast		
			• slow		
POWER_SAVING	EXIT_CYCLES	Ram	0-f	0	TODO

Table 12 – continued from previous page

Mana					Dearmante
Name	Instance	Туре	Values	Default	Documenta- tion
PRIOR-		Mux		disabled	TODO
ITY_REMAP		1710/1	disabled	disubica	1020
TTT_KEMIM			• priority_0		
			1 *		
			• priority_1		
			• priority_2		
			• priority_3		
			• priority_4		
			• priority_5		
			• priority_6		
			• priority_7		
READ_ODT_CH	IP	Mux		disabled	TODO
			 disabled 		
			•		
			read_chip0	odt0_chip1	
			read_chip0	odt1_chip1	
			read_chip0	odt01_chip1	
			read_chip0	_chip1_odt0	
			read_chip0	odt0_chip1_odt0	
			read_chip0	odt1_chip1_odt0	
			•	odt01_chip1_odt0	
			•	_chip1_odt1	
			•	_odt0_chip1_odt1	
			•	odt1_chip1_odt1	
			•	odt01_chip1_odt1	
			•	_chip1_odt01	
			•	odt0_chip1_odt01	
			•	odt1_chip1_odt01	
			read_chip0	odt01_chip1_odt01	
RE-		Bool	t/f	f	TODO
ORDER_DATA		D 1			TOD O
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO

Table 12 – continued from previous page

Nome		ble 12 – continue		-	Dogumento
Name	Instance	Туре	Values	Default	Documenta-
WIDITE ODT C	TIID	M		4: .11.1	tion
WRITE_ODT_C	ни	Mux	. 4:	disabled	TODO
			• disabled		
			• 1. 6	1.0 1.1	
			write_chip(_odt0_chip1	
			write_cnip(_odt1_chip1	
				. 401 .12.1	
			write_cnip(_odt01_chip1	
				1.1.1140	
			write_cnip(_chip1_odt0	
				. 40 .11 . 40	
			write_cnip(_odt0_chip1_odt0	
				. 1(1 -1.1-1 - 1(0	
			write_cnipc	_odt1_chip1_odt0	
			• vimita ahin(\ adt01 abim1 adt0	
			write_cnipt	_odt01_chip1_odt0	
				.h:1141	
			write_cnipc	_chip1_odt1	
			vimita ahin(adtO abim1 adt1	
			write_cnipc	_odt0_chip1_odt1	
			write chin	_odt1_chip1_odt1	
			write_cnipt	_out1_cmp1_out1	
			write chin		
			write_cnipt	_odto1_cmp1_odt1	
			write chin	_chip1_odt01	
			write_cnipt	_cmp1_odt01	
			write chin	odt0_chip1_odt01	
			write_empt	_odto_cmp1_odto1	
			write chin(
			write_empe	_odt1_cmp1_odto1	
			write chin(odt01_chip1_odt0	1
			write_empe		
INST_ROM_DA	TA0-127	Ram	20 bits	0	TODO
AC ROM DATA		Ram	30 bits	0	TODO
AUTO_PCH_EN		Bool	t/f	f	TODO
CLOCK_OFF	0-5	Bool	t/f	f	TODO
CPORT_RDY_A		Bool	t/f	f	TODO
CPORT_RFIFO_		Ram	0-3	0	TODO
CPORT_TYPE	0-5	Mux	0-3	disabled	TODO
CI OKI_IIIE	0-3	IVIUA	disabled	disabica	1000
			• write		
			• read		
			• Icau		
			bi_direction		
			DI_direction	†	
CPORT_WFIFO	M045D	Ram	0-3	0	TODO
CYC_TO_RLD_		Ram	00-ff	0	TODO
EN-	0-5		t/f	f	TODO
ABLE_BONDIN		Bool	\ \(\psi_1 \)	1	1000
ADLE_DUNDIN	Ψ			12	les on nevt nage

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documenta- tion
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_	WOELIGHT	Ram	00-1f	0	TODO
RCFG_USER_PF	RI O BITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	MOAB	Num	• 0-5	0	TODO
SIN- GLE_READY	0-3	Mux	• concate- nate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	• asyn- chronous • syn- chronous	asynchronous	TODO
USE_ALMOST_	EMBTY	Bool	t/f	f	TODO
WFIFO_CPORT_		Num	• 0-5	0	TODO
WFIFO_RDY_A	LMGST_FULL	Bool	t/f	f	TODO
RCFG_SUM_W7	_ Đ ₹⁄IORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
AFICTLLONGIDLE		0-1	GIN	TODO
AFICTLREFRESHDONE		0-1	GIN	TODO
AFISEQBUSY		0-1	GOUT	TODO
AVLADDRESS		0-15	GOUT	TODO
AVLREAD			GOUT	TODO
AVLREADDATA		0-31	GIN	TODO
AVLRESETN			GOUT	TODO
AVLWAITREQUEST			GIN	TODO
AVLWRITE			GOUT	TODO
AVLWRITEDATA		0-31	GOUT	TODO
BONDINGIN	0-2	0-5	GOUT	TODO
BONDINGOUT	0-2	0-5	GIN	TODO
CTLCALREQ			GIN	TODO
GLOBALRESETN			GOUT	TODO
IAVSTCMDDATA	0-5	0-41	GOUT	TODO
IAVSTCMDRESETN	0-5		GOUT	TODO

Table 13 – continued from previous page

lable 13 – continued from previous page						
Port Name	Instance	Port bits	Route node type	Documentatio		
IAVSTRDCLK	0-3		DCMUX	TODO		
IAVSTRDREADY	0-3		GOUT	TODO		
IAVSTRDRESETN	0-3		GOUT	TODO		
IAVSTWRACKREADY	0-5		GOUT	TODO		
IAVSTWRCLK		0-3	DCMUX	TODO		
IAVSTWRDATA	0-3	0-89	GOUT	TODO		
IAVSTWRRESETN	0-3		GOUT	TODO		
IOINTADDRACLR		0-15	GOUT	TODO		
IOINTADDRDOUT		0-63	GOUT	TODO		
IOINTAFICALFAIL			GIN	TODO		
IOINTAFICALSUCCESS			GIN	TODO		
IOINTAFIRLAT		0-4	GIN	TODO		
IOINTAFIWLAT		0-3	GIN	TODO		
IOINTBAACLR		0-2	GOUT	TODO		
IOINTBADOUT		0-11	GOUT	TODO		
IOINTCASNACLR			GOUT	TODO		
IOINTCASNDOUT		0-3	GOUT	TODO		
IOINTCKDOUT		0-3	GOUT	TODO		
IOINTCKEACLR		0-1	GOUT	TODO		
IOINTCKEDOUT		0-7	GOUT	TODO		
IOINTCKNDOUT		0-3	GOUT	TODO		
IOINTCSNACLR		0-1	GOUT	TODO		
IOINTCSNDOUT		0-7	GOUT	TODO		
IOINTDMDOUT		0-19	GOUT	TODO		
IOINTDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	GIN	TODO		
IOINTDQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	GOUT	TODO		
IOINTDQOE		0-15, 18-33, 36-51, 54-69, 72-87	GOUT	TODO		
IOINTDQSBDOUT		0-19	GOUT	TODO		
IOINTDQSBOE		0-9	GOUT	TODO		
IOINTDQSDOUT		0-19	GOUT	TODO		
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	TODO		
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT	TODO		
IOINTDQSLOGICDQSENA		0-9	GOUT	TODO		
IOINTDQSLOGICFIFORESET		0-4	GOUT	TODO		
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	TODO		
IOINTDQSLOGICINCWRPTR		0-9	GOUT	TODO		
IOINTDQSLOGICOCT		0-9	GOUT	TODO		
IOINTDQSLOGICRDATAVALID		0-4	GIN	TODO		
IOINTDQSLOGICREADLATENCY		0-24	GOUT	TODO		
IOINTDQSOE		0-9	GOUT	TODO		
IOINTODTACLR		0-1	GOUT	TODO		
IOINTODTDOUT		0-7	GOUT	TODO		
IOINTRASNACLR			GOUT	TODO		
IOINTRASNDOUT		0-3	GOUT	TODO		
IOINTRESETNACLR			GOUT	TODO		
IOINTRESETNDOUT		0-3	GOUT	TODO		
IOINTWENACLR			GOUT	TODO		
IOINTWENDOUT		0-3	GOUT	TODO		
LOCALDEEPPOWERDNACK			GIN	TODO		

Table 13 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentatio
LOCALDEEPPOWERDNCHIP		0-1	GOUT	TODO
LOCALDEEPPOWERDNREQ			GOUT	TODO
LOCALINITDONE			GIN	TODO
LOCALPOWERDOWNACK			GIN	TODO
LOCALREFRESHACK			GIN	TODO
LOCALREFRESHCHIP		0-1	GOUT	TODO
LOCALREFRESHREQ			GOUT	TODO
LOCALSELFRFSHACK			GIN	TODO
LOCALSELFRFSHCHIP		0-1	GOUT	TODO
LOCALSELFRFSHREQ			GOUT	TODO
MMRADDR		0-9	GOUT	TODO
MMRBE			GOUT	TODO
MMRBURSTBEGIN			GOUT	TODO
MMRBURSTCOUNT		0-1	GOUT	TODO
MMRCLK			DCMUX	TODO
MMRRDATA		0-7	GIN	TODO
MMRRDATAVALID			GIN	TODO
MMRREADREQ			GOUT	TODO
MMRRESETN			GOUT	TODO
MMRWAITREQUEST			GIN	TODO
MMRWDATA		0-7	GOUT	TODO
MMRWRITEREQ			GOUT	TODO
OAMMREADY		0-5	GIN	TODO
ORDAVSTDATA	0-3	0-79	GIN	TODO
ORDAVSTVALID	0-3		GIN	TODO
OWRACKAVSTDATA	0-5		GIN	TODO
OWRACKAVSTVALID	0-5		GIN	TODO
PHYRESETN			GIN	TODO
PLLLOCKED			GOUT	TODO
PORTCLK	0-5		DCMUX	TODO
SCADDR		0-9	GOUT	TODO
SCANEN			GOUT	TODO
SCBE			GOUT	TODO
SCBURSTBEGIN			GOUT	TODO
SCBURSTCOUNT		0-1	GOUT	TODO
SCCLK			DCMUX	TODO
SCRDATA		0-7	GIN	TODO
SCRDATAVALID			GIN	TODO
SCREADREQ			GOUT	TODO
SCRESETN			GOUT	TODO
SCWAITREQUEST			GIN	TODO
SCWDATA		0-7	GOUT	TODO
SCWRITEREQ			GOUT	TODO
SOFTRESETN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
	0-4		>	DQS16	TODO
			>	LVL	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
DDIOPHYDQDIN		0-31, 36-67, 72-103, 108-139, 144-175	<	GPIO:DATAOUT	TODO
PHYDDIOADDRACLR		0-15	>	GPIO:ACLR	TODO
PHYDDIOADDRDOUT		0-63	>	GPIO:DATAIN	TODO
PHYDDIOBAACLR			>	GPIO:ACLR	TODO
PHYDDIOBADOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCASNACLR			>	GPIO:ACLR	TODO
PHYDDIOCASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKEACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCKEDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIOCKNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCSNACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCSNDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIODMDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQDOUT		0-31, 36-67, 72-103, 108-139, 144-175	>	GPIO:DATAIN	TODO
PHYDDIODQOE		0-15, 18-33, 36-51, 54-69, 72-87	>	GPIO:OEIN	TODO
PHYDDIODQSBDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSBOE		0-9	>	GPIO:OEIN	TODO
PHYDDIODQSDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSOE		0-9	>	GPIO:OEIN	TODO
PHYDDIOODTACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOODTDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIORASNACLR			>	GPIO:ACLR	TODO
PHYDDIORASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIORESETNACLR			>	GPIO:ACLR	TODO
PHYDDIORESETNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOWENACLR			>	GPIO:ACLR	TODO
PHYDDIOWENDOUT		0-3	>	GPIO:DATAIN	TODO

2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

Port Name	Instance	Port bits	Route node type	Documentation
BOOT_FROM_FPGA_ON_FAILURE			GOUT	TODO
BOOT_FROM_FPGA_READY			GOUT	TODO
BSEL		0-2	GOUT	TODO
BSEL_EN			GOUT	TODO
CSEL		0-1	GOUT	TODO
CSEL_EN			GOUT	TODO

HPS_CLOCKS

Name	Instance	Туре	Values	Default	Documentation
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKOUT	0	0-3	>	CMUXHG:PLLIN	HPS clock output to clock mux
CLKOUT	0	0-8	>	CMUXHR:PLLIN	HPS clock output to clock mux
CLKOUT	1	5-8	>	CMUXVG:PLLIN	HPS clock output to clock mux
CLKOUT	1	0-8	>	CMUXVR:PLLIN	HPS clock output to clock mux

HPS_CLOCKS_RESETS

Port Name	Instance	Port bits	Route node type	Documentation
F2H_COLD_RST_REQ_N			GOUT	TODO
F2H_DBG_RST_REQ_N			GOUT	TODO
F2H_PENDING_RST_ACK			GOUT	TODO
F2H_PERIPH_REF_CLK			DCMUX	TODO
F2H_SDRAM_REF_CLK			DCMUX	TODO
F2H_WARM_RST_REQ_N			GOUT	TODO
H2F_PENDING_RST_REQ_N			GIN	TODO
PTP_REF_CLK			DCMUX	TODO

HPS_CROSS_TRIGGER

Port Name	Instance	Port bits	Route node type	Documentation
ASICCTL		0-7	GIN	TODO
CLK			DCMUX	TODO
CLK_EN			GOUT	TODO
TRIG_IN		0-7	GOUT	TODO
TRIG_INACK		0-7	GIN	TODO
TRIG_OUT		0-7	GIN	TODO
TRIG_OUTACK		0-7	GOUT	TODO

HPS_DBG_APB

Port Name	Instance	Port bits	Route node type	Documentation
DBG_APB_DISABLE			GOUT	TODO
P_ADDR		0-17	GIN	TODO
P_ADDR_31			GIN	TODO
P_CLK			DCMUX	TODO
P_CLK_EN			GOUT	TODO
P_ENABLE			GIN	TODO
P_RDATA		0-31	GOUT	TODO
P_READY			GOUT	TODO
P_RESET_N			GIN	TODO
P_SEL			GIN	TODO
P_SLV_ERR			GOUT	TODO
P_WDATA		0-31	GIN	TODO
P_WRITE			GIN	TODO

HPS_DMA

Port Name	Instance	Port bits	Route node type	Documentation
ACK	0-7		GIN	TODO
REQ	0-7		GOUT	TODO
SINGLE	0-7		GOUT	TODO

HPS_FPGA2HPS

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-31	GOUT	TODO
ARBURST		0-1	GOUT	TODO
ARCACHE		0-3	GOUT	TODO
ARID		0-7	GOUT	TODO
ARLEN		0-3	GOUT	TODO
ARLOCK		0-1	GOUT	TODO
ARPROT		0-2	GOUT	TODO
ARREADY			GIN	TODO
ARSIZE		0-2	GOUT	TODO
ARUSER		0-4	GOUT	TODO
ARVALID			GOUT	TODO
AWADDR		0-31	GOUT	TODO
AWBURST		0-1	GOUT	TODO
AWCACHE		0-3	GOUT	TODO
AWID		0-7	GOUT	TODO
AWLEN		0-3	GOUT	TODO
AWLOCK		0-1	GOUT	TODO
AWPROT		0-2	GOUT	TODO
AWREADY			GIN	TODO
AWSIZE		0-2	GOUT	TODO

Table 15 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
AWUSER		0-4	GOUT	TODO
AWVALID			GOUT	TODO
BID		0-7	GIN	TODO
BREADY			GOUT	TODO
BRESP		0-1	GIN	TODO
BVALID			GIN	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GIN	TODO
RID		0-7	GIN	TODO
RLAST			GIN	TODO
RREADY			GOUT	TODO
RRESP		0-1	GIN	TODO
RVALID			GIN	TODO
WDATA		0-127	GOUT	TODO
WID		0-7	GOUT	TODO
WLAST			GOUT	TODO
WREADY			GIN	TODO
WSTRB		0-15	GOUT	TODO
WVALID			GOUT	TODO

HPS_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Documentation
BONDING_OUT	0-1	0-3	GIN	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	TODO
CFG_CPORT_TYPE		0-11	GOUT	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	TODO
CFG_PORT_WIDTH		0-11	GOUT	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	TODO
CMD_DATA	0-5	0-59	GOUT	TODO
CMD_PORT_CLK	0-5		DCMUX	TODO
CMD_READY	0-5		GIN	TODO
CMD_VALID	0-5		GOUT	TODO
RD_CLK	0-3		DCMUX	TODO
RD_DATA	0-3	0-79	GIN	TODO
RD_READY	0-3		GOUT	TODO
RD_VALID	0-3		GIN	TODO
WRACK_DATA	0-5	0-9	GIN	TODO
WRACK_READY	0-5		GOUT	TODO
WRACK_VALID	0-5		GIN	TODO
WR_CLK	0-3		DCMUX	TODO
WR_DATA	0-3	0-89	GOUT	TODO
WR_READY	0-3		GIN	TODO
WR_VALID	0-3		GOUT	TODO

HPS_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-29	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-29	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-127	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-15	GIN	TODO
WVALID			GIN	TODO

HPS_HPS2FPGA_LIGHT_WEIGHT

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-20	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-20	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
RDATA		0-31	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-31	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-3	GIN	TODO
WVALID			GIN	TODO

HPS_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Documentation
H2F_CAN_IRQ	0-1		GIN	TODO
H2F_CLKMGR_IRQ			GIN	TODO
H2F_CTI_IRQ_N	0-1		GIN	TODO
H2F_DMA_ABORT_IRQ			GIN	TODO
H2F_DMA_IRQ	0-7		GIN	TODO
H2F_EMAC_IRQ	0-1		GIN	TODO
H2F_FPGA_MAN_IRQ			GIN	TODO
H2F_GPIO_IRQ	0-2		GIN	TODO
H2F_I2C_EMAC_IRQ	0-1		GIN	TODO
H2F_I2C_IRQ	0-1		GIN	TODO
H2F_L4SP_IRQ	0-1		GIN	TODO
H2F_MPUWAKEUP_IRQ			GIN	TODO
H2F_NAND_IRQ			GIN	TODO
H2F_OSC_IRQ	0-1		GIN	TODO
H2F_QSPI_IRQ			GIN	TODO
H2F_SDMMC_IRQ			GIN	TODO
H2F_SPI_IRQ	0-3		GIN	TODO
H2F_UART_IRQ	0-1		GIN	TODO
H2F_USB_IRQ	0-1		GIN	TODO
H2F_WDOG_IRQ	0-1		GIN	TODO
IRQ		0-63	GOUT	TODO

HPS_JTAG

Port Name	Instance	Port bits	Route node type	Documentation
NENAB_JTAG			GIN	TODO
NTRST			GIN	TODO
TCK			GIN	TODO
TDI			GIN	TODO
TMS			GIN	TODO

HPS_LOAN_IO

Port Name	Instance	Port bits	Route node type	Documentation
INPUT_ONLY		0-13	GIN	TODO
LOANIO_IN		0-70	GIN	TODO
LOANIO_OE		0-70	GOUT	TODO
LOANIO_OUT		0-70	GOUT	TODO

HPS_MPU_EVENT_STANDBY

Port Name	Instance	Port bits	Route node type	Documentation
EVENTI			GOUT	TODO
EVENTO			GIN	TODO
STANDBYWFE		0-1	GIN	TODO
STANDBYWFI		0-1	GIN	TODO

HPS_MPU_GENERAL_PURPOSE

Port Name	Instance	Port bits	Route node type	Documentation
GP_IN		0-31	GOUT	TODO
GP_OUT		0-31	GIN	TODO

HPS_PERIPHERAL_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK_RX_I			DCMUX	TODO
CLK_TX_I			DCMUX	TODO
GMII_MDC_O			GIN	TODO
GMII_MDI_I			GOUT	TODO
GMII_MDO_O			GIN	TODO
GMII_MDO_O_E			GIN	TODO
PHY_COL_I			GOUT	TODO
PHY_CRS_I			GOUT	TODO
PHY_RXDV_I			GOUT	TODO
PHY_RXD_I		0-7	GOUT	TODO
PHY_RXER_I			GOUT	TODO
PHY_TXD_O		0-7	GIN	TODO
PHY_TXEN_O			GIN	TODO
PHY_TXER_O			GIN	TODO
PTP_AUX_TS_TRIG_I			GOUT	TODO
PTP_PPS_O			GIN	TODO
RST_CLK_RX_N_O			GIN	TODO
RST_CLK_TX_N_O			GIN	TODO

HPS_PERIPHERAL_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
OUT_CLK			GIN	TODO
OUT_DATA			GIN	TODO
SCL			DCMUX	TODO
SDA			GOUT	TODO

HPS_PERIPHERAL_NAND

Port Name	Instance	Port bits	Route node type	Documentation
ADQ_IN		0-7	GOUT	TODO
ADQ_OE			GIN	TODO
ADQ_OUT		0-7	GIN	TODO
ALE			GIN	TODO
CEBAR		0-3	GIN	TODO
CLE			GIN	TODO
RDY_BUSY		0-3	GOUT	TODO
REBAR			GIN	TODO
WEBAR			GIN	TODO
WPBAR			GIN	TODO

HPS_PERIPHERAL_QSPI

Port Name	Instance	Port bits	Route node type	Documentation
MI	0-3		GOUT	TODO
MO	0-3		GIN	TODO
N_MO_EN		0-3	GIN	TODO
N_SS_OUT		0-3	GIN	TODO

HPS_PERIPHERAL_SDMMC

Port Name	Instance	Port bits	Route node type	Documentation
CARD_INTN_I			GOUT	TODO
CCLK_OUT			GIN	TODO
CDN_I			GOUT	TODO
CLK_IN			GOUT	TODO
CMD_EN			GIN	TODO
CMD_I			GOUT	TODO
CMD_O			GIN	TODO
DATA_EN		0-7	GIN	TODO
DATA_I		0-7	GOUT	TODO
DATA_O		0-7	GIN	TODO
PWR_ENA_O			GIN	TODO
RSTN_O			GIN	TODO
VS_O			GIN	TODO
WP_I			GOUT	TODO

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
SS_N	0-3		GIN	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SCLK_IN			DCMUX	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CTS			GOUT	TODO
DCD			GOUT	TODO
DSR			GOUT	TODO
DTR			GIN	TODO
OUT_N	0-1		GIN	TODO
RI			GOUT	TODO
RTS			GIN	TODO
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK			DCMUX	TODO
DATAIN		0-7	GOUT	TODO
DATAOUT		0-7	GIN	TODO
DATA_OUT_EN		0-7	GIN	TODO
DIR			GOUT	TODO
NXT			GOUT	TODO
STP			GIN	TODO

HPS_STM_EVENT

Port Name	Instance	Port bits	Route node type	Documentation
STM_EVENT		0-27	GOUT	TODO

HPS_TEST

Port Name	Instance	Port bits	Route node type	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_BISTEN			GOUT	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_BIST_SE			GOUT	TODO

Table 18 – continued from previous page

	ontinued from	Port bits		Desumentation
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_CANTESTEN	0-1		GOUT	TODO
DFT_IN_FPGA_CFGTESTEN			GOUT	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_DBGATTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTMTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	TODO
DFT_IN_FPGA_DDR2XDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	TODO
DFT_IN_FPGA_DLLNRST			GOUT	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	TODO
DFT_IN_FPGA_ECCBYP			GOUT	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	TODO
DFT_IN_FPGA_F2SAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_F2SPCLKDBG_TESTEN			GOUT	TODO
DFT_IN_FPGA_FMBHNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMCSREN			GOUT	TODO
DFT_IN_FPGA_FMNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMPLNIOTRI			GOUT	TODO
DFT_IN_FPGA_GPIODBTESTEN			GOUT	TODO
DFT_IN_FPGA_HIOCLKIN0			GOUT	TODO
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	TODO
DFT_IN_FPGA_HIOSCLR			GOUT	TODO
DFT_IN_FPGA_IPSCCLK			GOUT	TODO
DFT_IN_FPGA_IPSCENABLE		0-11	GOUT	TODO
DFT_IN_FPGA_IPSCIN			GOUT	TODO
DFT_IN_FPGA_IPSCUPDATE			GOUT	TODO
DFT_IN_FPGA_L3MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L3MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L3SPTESTEN			GOUT	TODO
DFT_IN_FPGA_L4MAINTESTEN			GOUT	TODO
DFT IN FPGA L4MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L4SPTESTEN			GOUT	TODO
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_MEM_CPU_SI			GOUT	TODO
DFT_IN_FPGA_MEM_L2_SI			GOUT	TODO
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_MEM_SE			GOUT	TODO
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	TODO
DFT_IN_FPGA_MPUPERITESTEN			GOUT	TODO
DFT_IN_FPGA_MPUTESTEN			GOUT	TODO
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	TODO
DFT IN FPGA MTESTEN			GOUT	TODO
DFT_IN_FPGA_NANDTESTEN			GOUT	TODO
DI I_II _II ON_IMIMIDIDIDI				TODO

Table 18 – continued from previous page

Port Name	Table 18 – cor			•	
DFT IN FPGA OCTCLKENUSR GOUT TODO	Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_OCTELKUSR					
DFT IN FPGA OCTENSERUSER	DFT_IN_FPGA_OCTCLKENUSR			GOUT	TODO
DFT_IN_FPGA_OCTSCLIRUSR GOUT TODO	DFT_IN_FPGA_OCTCLKUSR			GOUT	TODO
DFT_IN_FPGA_OCTSZPLOAD	DFT_IN_FPGA_OCTENSERUSER			GOUT	TODO
DFT_IN_FPGA_OCTSCANCI.K GOUT TODO	DFT_IN_FPGA_OCTNCLRUSR			GOUT	TODO
DFT_IN_FPGA_OCTSCANEN GOUT TODO	DFT_IN_FPGA_OCTS2PLOAD			GOUT	TODO
DFT_IN_FPGA_OCTSCANIN GOUT TODO	DFT_IN_FPGA_OCTSCANCLK			GOUT	TODO
DFT_IN_FPGA_OCTSERDATA	DFT_IN_FPGA_OCTSCANEN			GOUT	TODO
DFT_IN_FPGA_OSCITESTEN GOUT TODO	DFT_IN_FPGA_OCTSCANIN			GOUT	TODO
DFT_IN_FPGA_OSCITESTEN GOUT TODO	DFT IN FPGA OCTSERDATA			GOUT	TODO
DFT_IN_FPGA_PIPELINE_SE_ENABLE GOUT TODO				GOUT	TODO
DFT_IN_FPGA_PLLBYPASS_SEL					
DFT_IN_FPGA_PLLBYPASS_SEL					
DFT_IN_FPGA_PLLTEST_INPUT_EN					
DFT_IN_FPGA_PLL_BG_PWRDN 0-2 GOUT TODO					
DFT_IN_FPGA_PIL_BG_PWRDN 0-2 GOUT TODO DFT_IN_FPGA_PIL_BG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PIL_BG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PIL_CLKF 0-11 GOUT TODO DFT_IN_FPGA_PIL_CLKOD 0-8 GOUT TODO DFT_IN_FPGA_PIL_CLKS 0-5 GOUT TODO DFT_IN_FPGA_PIL_CLK_SELECT 0-2 GOUT TODO DFT_IN_FPGA_PIL_CLK_SELECT 0-2 GOUT TODO DFT_IN_FPGA_PIL_CLK_SELECT 0-2 GOUT TODO DFT_IN_FPGA_PIL_ENSAT GOUT TODO DFT_IN_FPGA_PIL_COUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PIL_FASTEN 0-2 GOUT TODO DFT_IN_FPGA_PIL_DUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PIL_REG_EXT_SEL 0-2 GOUT TODO DFT_IN_FPGA_PIL_REG_EXT_SEL 0-2 GOUT TODO DFT_IN_FPGA_PIL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PIL_REG_TEST_SEL <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
DFT_IN_FPGA_PLL_BG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_BWADJ 0-11 GOUT TODO DFT_IN_FPGA_PLL_CLKF 0-12 GOUT TODO DFT_IN_FPGA_PLL_CLKF 0-8 GOUT TODO DFT_IN_FPGA_PLL_CLKR 0-5 GOUT TODO DFT_IN_FPGA_PLL_CLK SELECT 0-2 GOUT TODO DFT_IN_FPGA_PLL_CUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO <t< td=""><td></td><td>0-2</td><td></td><td></td><td></td></t<>		0-2			
DFT_IN_FPGA_PLL_BWADJ 0-11 GOUT TODO DFT_IN_FPGA_PLL_CLKF 0-12 GOUT TODO DFT_IN_FPGA_PLL_CLKOD 0-8 GOUT TODO DFT_IN_FPGA_PLL_CLK 0-5 GOUT TODO DFT_IN_FPGA_PLL_CK_SELECT 0-2 GOUT TODO DFT_IN_FPGA_PLL_ENSAT GOUT TODO DFT_IN_FPGA_PLL_OUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT TODO DFT_IN_FPGA_PLL_REG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2					
DFT_IN_FPGA_PLL_CLKF 0-12 GOUT TODO DFT_IN_FPGA_PLL_CLKOD 0-8 GOUT TODO DFT_IN_FPGA_PLL_CLKR 0-5 GOUT TODO DFT_IN_FPGA_PLL_CLK_SELECT 0-2 GOUT TODO DFT_IN_FPGA_PLL_ENSAT GOUT TODO DFT_IN_FPGA_PLL_FASTEN GOUT TODO DFT_IN_FPGA_PLL_OUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_COUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT TODO DFT_IN_FPGA_PLL_REG_REST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_OUT GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_OUT GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_I		0-2	0-11		
DFT_IN_FPGA_PLL_CLKOD DFT_IN_FPGA_PLL_CLKR DFT_IN_FPGA_PLL_CLK_SELECT DFT_IN_FPGA_PLL_CLK_SELECT DFT_IN_FPGA_PLL_ENSAT DFT_IN_FPGA_PLL_ENSAT DFT_IN_FPGA_PLL_ENSAT DFT_IN_FPGA_PLL_ENSAT DFT_IN_FPGA_PLL_OUTRESET DFT_IN_FPGA_PLL_OUTRESET DFT_IN_FPGA_PLL_OUTRESET DFT_IN_FPGA_PLL_PWRDN DFT_IN_FPGA_PLL_PWRDN DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_RESET DFT_IN_FPGA_PLL_REG_RESET DFT_IN_FPGA_PLL_REG_RESET DFT_IN_FPGA_PLL_REG_TEST_DRV DFT_IN_FPGA_PLL_REG_TEST_DRV DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DCMUX TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO					
DFT_IN_FPGA_PLL_CLKR 0-5 GOUT TODO DFT_IN_FPGA_PLL_CLK_SELECT 0-2 GOUT TODO DFT_IN_FPGA_PLL_ENSAT GOUT TODO DFT_IN_FPGA_PLL_EASTEN GOUT TODO DFT_IN_FPGA_PLL_OUTRESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL 0-2 GOUT TODO DFT_IN_FPGA_PLL_PWRDN 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT TODO DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT TODO DFT_IN_FPGA_PLL_REG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_OUT GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_TEST 0-2 GOUT TODO DFT_IN_FPGA_PLL_TEST 0-2 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO					
DFT_IN_FPGA_PLL_CLK_SELECT0-2GOUTTODODFT_IN_FPGA_PLL_ENSATGOUTTODODFT_IN_FPGA_PLL_EASTENGOUTTODODFT_IN_FPGA_PLL_OUTRESET0-2GOUTTODODFT_IN_FPGA_PLL_OUTRESETALL0-2GOUTTODODFT_IN_FPGA_PLL_PWRDN0-2GOUTTODODFT_IN_FPGA_PLL_REG_EXT_SELGOUTTODODFT_IN_FPGA_PLL_REG_PWRDN0-2GOUTTODODFT_IN_FPGA_PLL_REG_RESET0-2GOUTTODODFT_IN_FPGA_PLL_REG_TEST_DRVGOUTTODODFT_IN_FPGA_PLL_REG_TEST_OUTGOUTTODODFT_IN_FPGA_PLL_REG_TEST_SEL0-2GOUTTODODFT_IN_FPGA_PLL_REG_TEST_SEL0-2GOUTTODODFT_IN_FPGA_PLL_REG_TEST_SEL0-2GOUTTODODFT_IN_FPGA_PLL_RESET0-2GOUTTODODFT_IN_FPGA_PLL_TEST0-2GOUTTODODFT_IN_FPGA_PLL_TEST0-2GOUTTODODFT_IN_FPGA_PLL_TESTBUS_SEL0-4GOUTTODODFT_IN_FPGA_PLL_TESTBUS_SEL0-4GOUTTODODFT_IN_FPGA_SPITOSENAGOUTTODODFT_IN_FPGA_SCANIN0-389GOUTTODODFT_IN_FPGA_SCANIN0-389GOUTTODODFT_IN_FPGA_SCAN_ENGOUTTODODFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FP					
DFT_IN_FPGA_PLL_ENSAT DFT_IN_FPGA_PLL_FASTEN DFT_IN_FPGA_PLL_OUTRESET D-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL D-2 GOUT TODO DFT_IN_FPGA_PLL_OUTRESETALL D-2 GOUT TODO DFT_IN_FPGA_PLL_PWRDN DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-3 GOUT TODO DFT_IN_FPGA_PLT_TESTBUS_SEL D-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN D-389 GOUT TODO DFT_IN_FPGA_SCANIN D-389 GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO		0.2	0-3		
DFT_IN_FPGA_PLL_FASTEN DFT_IN_FPGA_PLL_OUTRESET DFT_IN_FPGA_PLL_OUTRESETALL DFT_IN_FPGA_PLL_OUTRESETALL DFT_IN_FPGA_PLL_OUTRESETALL DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_RESET DFT_IN_FPGA_PLL_REG_RESET DFT_IN_FPGA_PLL_REG_TEST_DRV DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_STIDQSENA DFT_IN_FPGA_STIDQSENA DFT_IN_FPGA_SCANIEN DFT_IN_FPGA_SCANIEN DFT_IN_FPGA_SCANIEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_SPINTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DCMUX TODO		0-2			
DFT_IN_FPGA_PLL_OUTRESET					
DFT_IN_FPGA_PLL_OUTRESETALL D-2 GOUT TODO DFT_IN_FPGA_PLL_PWRDN DFT_IN_FPGA_PLL_REG_EXT_SEL GOUT TODO DFT_IN_FPGA_PLL_REG_PWRDN DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_REP DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL D-4 GOUT TODO DFT_IN_FPGA_SOPITESTEN GOUT TODO DFT_IN_FPGA_SOPITESTEN GOUT TODO DFT_IN_FPGA_SCANIN D-389 GOUT TODO DFT_IN_FPGA_SCANIN D-389 GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO		0.2			
DFT_IN_FPGA_PLL_PWRDN DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_PWRDN DFT_IN_FPGA_PLL_REG_PWRDN DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_RESET DFT_IN_FPGA_PLL_REG_TEST_DRV DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_REP DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_STEP DFT_IN_FPGA_PLL_TEST D-2 DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL D-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO					
DFT_IN_FPGA_PLL_REG_EXT_SEL DFT_IN_FPGA_PLL_REG_PWRDN DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_REP GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_STEP GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL D-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_QSPITESTEN GOUT TODO DFT_IN_FPGA_SCANIEN DFT_IN_FPGA_SCANIEN GOUT TODO DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO					
DFT_IN_FPGA_PLL_REG_PWRDN DFT_IN_FPGA_PLL_REG_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_OUT GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_REP GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_STEP GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL D-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_QSPITESTEN GOUT TODO DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN D-389 GOUT TODO DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO		0-2			
DFT_IN_FPGA_PLL_REG_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_DRV GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_OUT GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_REP GOUT TODO DFT_IN_FPGA_PLL_REG_TEST_SEL 0-2 GOUT TODO DFT_IN_FPGA_PLL_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_STEP GOUT TODO DFT_IN_FPGA_PLL_TEST 0-2 GOUT TODO DFT_IN_FPGA_PLL_TEST 0-2 GOUT TODO DFT_IN_FPGA_PLL_TEST 0-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL 0-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_QSPITESTEN GOUT TODO DFT_IN_FPGA_SSFAXICLK_TESTEN GOUT TODO DFT_IN_FPGA_SCANIN 0-389 GOUT TODO DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO		0.2			
DFT_IN_FPGA_PLL_REG_TEST_DRV DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_REP DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_STEP DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DCMUX TODO					
DFT_IN_FPGA_PLL_REG_TEST_OUT DFT_IN_FPGA_PLL_REG_TEST_REP DFT_IN_FPGA_PLL_REG_TEST_SEL D-2 GOUT TODO DFT_IN_FPGA_PLL_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_RESET D-2 GOUT TODO DFT_IN_FPGA_PLL_STEP D-2 GOUT TODO DFT_IN_FPGA_PLL_TEST D-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL D-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN GOUT DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DCMUX TODO		0-2			
DFT_IN_FPGA_PLL_REG_TEST_REP DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_STEP DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DCMUX TODO DFT_IN_FPGA_TEST_CLK DCMUX TODO					
DFT_IN_FPGA_PLL_REG_TEST_SEL DFT_IN_FPGA_PLL_RESET DFT_IN_FPGA_PLL_STEP DFT_IN_FPGA_PLL_STEP DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_SZFAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CLK DCMUX TODO					
DFT_IN_FPGA_PLL_RESET 0-2 GOUT TODO DFT_IN_FPGA_PLL_STEP GOUT TODO DFT_IN_FPGA_PLL_TEST 0-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL 0-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_QSPITESTEN GOUT TODO DFT_IN_FPGA_S2FAXICLK_TESTEN GOUT TODO DFT_IN_FPGA_SCANIN 0-389 GOUT TODO DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO					
DFT_IN_FPGA_PLL_STEP DFT_IN_FPGA_PLL_TEST O-2 GOUT TODO DFT_IN_FPGA_PLL_TESTBUS_SEL O-4 GOUT TODO DFT_IN_FPGA_PSTDQSENA GOUT TODO DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CLK TODO					
DFT_IN_FPGA_PLL_TEST DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CLK DCMUX TODO DFT_IN_FPGA_TEST_CLK DCMUX TODO		0-2			
DFT_IN_FPGA_PLL_TESTBUS_SEL DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CLK DCMUX TODO DFT_IN_FPGA_TEST_CLK DCMUX TODO					
DFT_IN_FPGA_PSTDQSENA DFT_IN_FPGA_QSPITESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_S2FAXICLK_TESTEN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCANIN DFT_IN_FPGA_SCAN_EN GOUT DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CLK DCMUX TODO		0-2			
DFT_IN_FPGA_QSPITESTEN GOUT TODO DFT_IN_FPGA_S2FAXICLK_TESTEN GOUT TODO DFT_IN_FPGA_SCANIN 0-389 GOUT TODO DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CLK DCMUX TODO			0-4		
DFT_IN_FPGA_S2FAXICLK_TESTENGOUTTODODFT_IN_FPGA_SCANIN0-389GOUTTODODFT_IN_FPGA_SCAN_ENGOUTTODODFT_IN_FPGA_SDMMCTESTENGOUTTODODFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FPGA_TEST_CKENGOUTTODODFT_IN_FPGA_TEST_CLKDCMUXTODO	_				
DFT_IN_FPGA_SCANIN 0-389 GOUT TODO DFT_IN_FPGA_SCAN_EN GOUT TODO DFT_IN_FPGA_SDMMCTESTEN GOUT TODO DFT_IN_FPGA_SPIMTESTEN GOUT TODO DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CLK DCMUX TODO					
DFT_IN_FPGA_SCAN_EN DFT_IN_FPGA_SDMMCTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_SPIMTESTEN DFT_IN_FPGA_TEST_CKEN DFT_IN_FPGA_TEST_CLK DCMUX TODO					
DFT_IN_FPGA_SDMMCTESTENGOUTTODODFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FPGA_TEST_CKENGOUTTODODFT_IN_FPGA_TEST_CLKDCMUXTODO			0-389		
DFT_IN_FPGA_SPIMTESTENGOUTTODODFT_IN_FPGA_TEST_CKENGOUTTODODFT_IN_FPGA_TEST_CLKDCMUXTODO	DFT_IN_FPGA_SCAN_EN				
DFT_IN_FPGA_TEST_CKEN GOUT TODO DFT_IN_FPGA_TEST_CLK DCMUX TODO	DFT_IN_FPGA_SDMMCTESTEN			GOUT	TODO
DFT_IN_FPGA_TEST_CLK DCMUX TODO	DFT_IN_FPGA_SPIMTESTEN			GOUT	TODO
	DFT_IN_FPGA_TEST_CKEN			GOUT	TODO
DFT_IN_FPGA_TEST_CLKOFF GOUT TODO	DFT_IN_FPGA_TEST_CLK			DCMUX	TODO
	DFT_IN_FPGA_TEST_CLKOFF			GOUT	TODO

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN	Instance	FOIT DIES	GOUT	TODO
DFT_IN_FFGA_IFIGTRACECLRIN_TESTEN DFT_IN_FFGA_USBMPTESTEN			GOUT	TODO
DFT_IN_FFGA_USBULPICLK_TESTEN		0-1	GOUT	TODO
DFT_IN_FPGA_USBULFICLK_TESTEN DFT_IN_FPGA_VIOSCANCLK_TESTEN		0-1	GOUT	TODO
DFT_IN_FPGA_VIOSCANCLK_TESTEN DFT_IN_FPGA_VIOSCANEN				
			GOUT	TODO
DFT_IN_FPGA_VIOSCANIN			GOUT	TODO
DFT_IN_HPS_TESTMODE_N			GOUT	TODO
DFT_OUT_FPGA_BIST_CPU_SO			GIN	TODO
DFT_OUT_FPGA_BIST_L2_SO			GIN	TODO
DFT_OUT_FPGA_BIST_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_DLLLOCKED			GIN	TODO
DFT_OUT_FPGA_DLLSETTING		0-6	GIN	TODO
DFT_OUT_FPGA_DLLUPDWNCORE			GIN	TODO
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	TODO
DFT_OUT_FPGA_HIODQSOUT		0-4	GIN	TODO
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	TODO
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	TODO
DFT_OUT_FPGA_HIOSCANOUT		0-1	GIN	TODO
DFT_OUT_FPGA_IPSCOUT		0-4	GIN	TODO
DFT_OUT_FPGA_MEM_CPU_SO			GIN	TODO
DFT_OUT_FPGA_MEM_L2_SO			GIN	TODO
DFT_OUT_FPGA_MEM_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_OCTCLKUSRDFT			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	TODO
DFT_OUT_FPGA_VIOSCANOUT			GIN	TODO
DFX_IN_FPGA_T2_CLK			GOUT	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	TODO
DFX_OUT_FPGA_DATA		0-17	GIN	TODO
DFX OUT FPGA DCLK			GIN	TODO
DFX OUT FPGA OSC1 CLK			GIN	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE		0-4	GIN	TODO
DFX_OUT_FPGA_T2_DATAOUT		<u> </u>	GIN	TODO
DFX SCAN CLK			GOUT	TODO
DFX SCAN DIN			GOUT	TODO
211_20111_0111				les on nevt nage

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFX_SCAN_DOUT			GIN	TODO
DFX_SCAN_EN			GOUT	TODO
DFX_SCAN_LOAD			GOUT	TODO
F2S_CTRL			GOUT	TODO
F2S_JTAG_ENABLE_CORE			GOUT	TODO

HPS_TPIU_TRACE

Port Name	Instance	Port bits	Route node type	Documentation
TRACECLKIN			DCMUX	TODO
TRACECLK_CTL			GOUT	TODO
TRACE_DATA		0-31	GIN	TODO

2.4 Options

Name	Туре	Values	Default	Documentation			
AL-	Bool	t/f	f	TODO			
LOW_DEVICE_WID	LOW_DEVICE_WIDE_OUTPUT_ENABLE_DIS						
COMPRES-	Bool	t/f	f	TODO			
SION_DIS							
CRC_DIVIDE_ORDI	E R Num	• 0-8	0	TODO			
		- 0-0					
CRC_ERROR_DETE	CBBON EN	t/f	f	TODO			
CVPCIE_MODE	Ram	0-3	0	TODO			
CVP CONF DONE	E B ool	t/f	f	TODO			
DE-	Bool	t/f	f	TODO			
VICE_WIDE_RESET	_EN	-					
DRIVE_STRENGTH	Ram	0-3	0	TODO			
IDCODE	Ram	00-ff		TODO			
IOCSR_READY_FRO	DM <u>o</u> asr_done_en	t/f	f	TODO			
JTAG_ID	Ram	32 bits		TODO			
NCEO_DIS	Bool	t/f	f	TODO			
OCT_DONE_DIS	Bool	t/f	f	TODO			
OPT_A	Ram	0000-ffff		TODO			
OPT_B	Ram	64 bits		TODO			
RE-	Bool	t/f	f	TODO			
LEASE_CLEARS_BEFORE_TRISTATES_DIS							
RETRY_CONFIG_O		t/f	f	TODO			
START_UP_CLOCK	Ram	00-ff	40	TODO			

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
};

const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Enum	Type	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
 char pcie, gxb, hmc;
 uint16_t io, gpio;
};
struct variant_info {
  const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die_info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
 // ...
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- · variant its associated variant_info
- package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- · gpio number of fpga-usable gpios

The Variant fields are:

• name - name of the variant, for instance se120b

- · die its associated die info
- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

```
using pos_t = uint16_t;  // Tile position

static constexpr uint32_t pos2x(pos_t xy);
static constexpr uint32_t pos2y(pos_t xy);
static constexpr pos_t xy2pos(uint32_t x, uint32_t y);
```

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t y, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
```

(continued from previous page)

```
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                             // Port node id
enum block_type_t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex, int16_
→t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_t_
→bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt(pnode_t pn);
pn2bi(pnode_t pn);
constexpr int8_t
constexpr int16_t
                    pn2pi(pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE, and pnode_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

```
std::vector<pnode_t> p2p_from(pnode_t pn) const;
pnode_t p2p_to(pnode_t pn) const;
```

These two methods allow to find the direct connections between logic port nodes of different logic blocks. The connections being 1:N the $p2p_f$ rom method can give multiple results while $p2p_f$ only answers one node or the value 0.

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

Alternatively the pos_get_bels() method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };

enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;

struct bmux_setting_t {
  block_type_t btype;
  pos_t pos;
  bmux_type_t mux;
  int midx;
  int type;
  bool def;
  uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
```

(continued from previous page)

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.7 Inverters management

```
struct inv_setting_t {
    rnode_t node;
    bool value;
    bool def;
};
std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.8 Pin/package management

(continued from previous page)

```
PIN_HPS
                = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
  PIN_DQS
          = 0 \times 000000020
 PIN_DQS_DIS
                = 0x00000030,
  PIN_DQSB
                = 0x00000040,
  PIN_DQSB_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00
  PIN\_DO\_NOT\_USE = 0x00000100,
  PIN_GXP_RREF = 0x00000200,
          = 0x00000300, \\ = 0x00000400,
 PIN_NC
 PIN_VCC
  PIN_VCCL_SENSE = 0x00000500,
 PIN \ VCCN = 0x00000600.
  PIN_VCCPD
                = 0x00000700,
 PIN_VREF
                = 0x00000800.
           = 0x00000900,
 PIN_VSS
 PIN_VSS_SENSE = 0x000000a00,
};
struct pin_info_t {
 uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
  const char *function;
  const char *io_block;
  double r, c, 1, length;
  int delay_ps;
  int index:
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
const pin_info_t *pin_find_pnode(pnode_t pn) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire

- delay_ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination. The pin_find_pos method looks up a pin from a gpio or hmc pnode.

3.9 Options

```
struct opt_setting_t {
  bmux_type_t mux;
  bool def:
  int type;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
  std::vector<uint8_t> r;
};
int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

3.11 HMC bypass

```
pnode_t hmc_get_bypass(pnode_t pn) const;
```

The hmc_get_bypass method gives the associated HMC port to a given one when in bypass mode. Specifically, to find the rnode corresponding to a given GPIO port connected to the HMC in bypass mode do:

- Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN). There should be only one even in the p2p_from case.
- Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independent)

• Get the associated routing node with pnode_to_rnode.

3.11. HMC bypass 129

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

```
mistral-cv routes <model> <file.rbf>
```

Dumps the active routes in a rbf.

4.3 routes2

```
mistral-cv routes <model> <file.rbf>
```

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

```
mistral-cv cycle <model> <file.rbf> <file2.rbf>
```

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

mistral-cv bels <model>

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

mistral-cv comp <file.bt> <file.rbf>

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

mistral-cv diff <model> <file1.rbf> <file2.rbf>

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory. The exception is the routing data that is converter to compressed binary and put in the gdata directory. All the conversions are done with python programs and shell scripts in the tools directory.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001_

-3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.004. 

→0003
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

The python script routes-to-bin.py loads this file and generated a compressed binary version in gdata which matches the rmux structure. The script mkroutes.sh generates it for all die types.

5.3 Block muxes

The lists of block muxes and options muxes are independent of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and : indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by '|', or they're set as one set per line start with an indented '*'.

The lab, mlab, ml0k, mlab and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.4. Logic blocks