
Assignment 1: Implementation of a MIPS like processor (10Marks)

Design and implement (in Verilog) datapath and control unit for a single cycle MIPS like processor (including instruction memory) which has two classes of instructions. The two classes of instructions along with the example usage and instruction decoding to be used are as below


1. Immediate Type

Example: li r1, constant \Box loads immediate signed value specified in the instruction to the register R1



2. Register Type (R-type)

Example: add r1, r2, r3 \Box adds the contents of registers r2 and r3. The result of addition is written in to the register r1



Assume there are 32 32-bit general purpose registers indicated by r0, r1, r2...r31 and corresponding register numbers (00000), (00001)......(11111).

Assume the Opcode for Immediate type and R-type instructions as below

Instruction Class	Opcode
Immediate type	111111
Register Type	000000

Additionally R-type instructions have multiple variations defined by their function codes. The R-type instructions should include **add**, **sub**, **AND**, **OR**, **srl** (Shift right logical), **sll** (shift left logical). The different R-type instructions that the processor should support are tabulated below.

R-type	Example usage	Opcode	Rdst	Rsrc1	Rsrc2	shamt	Function
Instruction							
add	add r0, r1, r2	000000	00000	00001	00010	00000	100000
sub	sub r4, r5, r6	000000	00100	00101	00110	00000	100010
AND	and r8, r9, r10	000000	01000	01001	01010	00000	100100
OR	and r9, r8, r10	000000	01001	01000	01010	00000	100101
sll	sll r11, r6, 6	000000	01011	00110	00000*	00110	000000
srl	srl r13, r9, 10	000000	01101	01001	00000*	01010	000010

*Second source is not used for shift operations

The processor module should have only two inputs CLK and Reset. When Reset is activated the Processor starts executing instructions from 0th location of instruction memory.

As part of the assignment the following files should be submitted in zipped folder.


- 1. PDF version of this Document with all the Questions below answered with file name as **IDNO NAME.pdf**.
- 2. Design Verilog Files for all the Sub-modules (including control unit).
- 3. Design Verilog file for the main processor.

The name of the zipped folder should be in the format IDNO_NAME.zip

The due date for submission is 3-April-2019, 5:00 PM.

Q6.1. Draw the block level design of the processor (datapath + control unit) for above specifications. (you can modify the design given in the class ppts and copy the image of final design here)

Answer:



Q6.2. List the different blocks that will be required for implementation of datapath of the above processor.

Answer:

The different blocks used in the implementation of the datapath are:

- 1. Instruction fetch block
 - Instruction memory block
- 2. Control Block
- 3. Register File
- 4. ALU
- 5. MUX 1
- 6. MUX 2

Q6.3. Most of the datapath blocks that are listed above have already been implemented as part of previous labs. Implement the blocks which have not been implemented in the previous labs and copy the <u>images</u> of those Verilog codes here.

Answer: The elements which were not implemented in the lab are:

- 1. The control signals for immediate operations shown in control module
- 2. The immediate operation in ALU control signal for which is shown in control module and
- 3. Shifting operation in ALU shown in mux 1 module
- 4. Control signal for shifting operation shown in control_module

```
module control module (
21
        input [5:0] opcode,
22
        input [5:0] funct,
23
24
        output regWrite,
25
        output itype,
        output shift,
26
        output reg [2:0] ALUctrl
27
28
        );
29
        assign itype = (opcode==6'b0000000)?1'b0:1'b1;
30
31
        assign regWrite = 1'bl;
        assign shift = ((funct == 6'b000000) | (funct == 6'b000010))?1:0;
32
33
34
        // ALU control :
35
        always@(*)
        begin
36
37
         if (opcode == 6'bllllll)
38
              ALUctr1 <= 3'b000;
39
         else
40
         begin
41
              case (funct)
42
                 6'b100000 : ALUctrl <= 3'b000;
                                                    // ADD
43
44
                 6'b100010 : ALUctrl <= 3'b001;
                                                    //SUB
                                                    //AND
                 6'b100100 : ALUctrl <= 3'b010;
45
46
                 6'b100101 : ALUctr1 <= 3'b011;
                                                    //OR
                 6'b0000000 : ALUctrl <= 3'b100;
                                                    //sll
47
                 6'b0000010 : ALUctrl <= 3'b101;
                                                    //srl
48
              endcase
49
50
           end
        end
51
    endmodule
```

```
module ALU main (
    input [31:0] datal,
    input [31:0] data2,
   input [2:0] ALUctrl,
    output reg [31:0] alu result,
    output reg zero
   );
    always@(*)
   begin
      case (ALUctrl)
         3'b000: alu result = data1 + data2;
         3'b001: alu result = data1 - data2;
         3'b010: alu result = data1 & data2;
         3'b011: alu result = datal | data2;
         3'b100: alu_result = data1 << data2;
         3'b101: alu result = data1 >> data2;
      endcase
      if(alu result == 0)
         zero = l'bl;
      else
         zero = 1'b0;
   end
endmodule
```

```
module mux_1(
    input [31:0] mux_3_out,
    input [4:0] shamt,
    input shift,
    output [31:0] mux_1_out
    );

reg [31:0] sign_extended_shamt;

always@(*)
begin
    sign_extended_shamt[31:0] <= { {27{shamt[4]}} , shamt[4:0]};
end

assign mux_1_out = (shift == 1)?sign_extended_shamt:mux_3_out;
endmodule</pre>
```

Q6.4. Assume Main control unit generates all the control signals. List different control signals that will be required for the above processor. Also specify the value of the control signals for different instructions.

Answer:

Control Signal	RegWrite	itype	ALUctrl	shift	
Name					
li r1, 8	1	1	000	0	
add r0, r1, r2	1	0	000	0	
sub r4, r5, r6	1	0	001	0	
and r8, r9, r10	1	0	010	0	
and r9, r8, r10	1	0	010	0	
sll r11, r6, 6	1	0	100	1	
srl r13, r9, 10	1	0	101	1	

Q6.5. Implement the main control unit and copy the <u>image</u> of Verilog code of Main control unit here.

Answer:

```
21 module control module (
22 input [5:0] opcode,
       input [5:0] funct,
23
24
       output regWrite,
25
       output itype,
       output shift,
26
       output reg [2:0] ALUctrl
27
28
        );
29
30
       assign itype = (opcode==6'b0000000)?1'b0:1'b1;
       assign regWrite = 1'bl;
31
       assign shift = ((funct == 6'b0000000) | (funct == 6'b0000010))?1:0;
32
33
34
        // ALU control :
        always@(*)
35
        begin
36
37
38
        if (opcode == 6'bll1111)
             ALUctrl <= 3'b000;
39
40
         else
41
        begin
42
             case (funct)
                6'b100000 : ALUctrl <= 3'b000;
                                                // ADD
43
                6'b100010 : ALUctrl <= 3'b001;
                                                 //SUB
44
                                                //AND
                6'b100100 : ALUctrl <= 3'b010;
45
                6'b100101 : ALUctr1 <= 3'b011;
                                                //OR
46
                6'b0000000 : ALUctrl <= 3'b100;
                                                //sll
47
                6'b0000010 : ALUctrl <= 3'b101;
                                                //srl
48
             endcase
49
50
          end
51
        end
52 endmodule
```

Q6.6. Implement complete processor in Verilog (Instantiate all the datapath blocks and main control unit as modules). Copy the <u>image</u> of Verilog code of the processor here.

Answer:

```
21 module main(
          input clk,
 22
 23
          input rst
 24
 25
          wire [31:0] instruction_code, mux_2_out, mux_3_out, data1, data2, alu_result, data1_final, data2_final, mux_1_out;
 26
 27
          wire [4:0] read_reg_1, read_reg_2, write_reg;
          wire itype, regWrite, zero, shift;
wire [2:0] ALUctrl;
 28
 29
 30
          wire [20:0] constant;
          wire [5:0] opcode, funct;
wire [4:0] rs, rt, rd, shamt;
 31
 32
 33
 34
          instr_fetch instr_f(
          .clk(clk),
 35
 36
          .rst(rst),
 37
          .instruction code (instruction code)
 38
 39
            assign opcode = instruction_code[31:26];
 40
           assign rd = instruction_code[25:21];
 41
            assign rs = instruction_code[20:16];
assign rt = instruction_code[15:11];
 42
 43
           assign shamt = instruction code[10:6];
 44
            assign funct = instruction_code[5:0];
 45
            assign constant = instruction_code[20:0];
 46
 47
```

```
control module ctrl mod(
      48
      49
               opcode,
      50
               funct,
               regWrite,
      51
      52
               itype,
               shift,
      53
      54
               ALUCTRI
               );
      55
      56
               register file reg file (
      57
               .read reg 1(rs),
      58
      59
               .read reg 2(rt),
      60
               .write reg(rd),
               .write data(alu result),
      61
               .regWrite(regWrite),
      62
      63
               .rst(rst),
      64
               .clk(clk),
      65
               .datal(datal),
               .data2(data2)
      66
      67
               );
      68
      69
               mux 2 m2 (
               .datal(datal),
      70
      71
               .itype(itype),
      72
               .mux 2 out (datal final)
      73
               );
      74
      75
               mux 3 m3 (
               .data2 (data2),
      76
               .constant (constant) ,
      77
      78
               .itype(itype),
               .mux 3 out (data2 final)
      79
               );
      80
```

```
81
          mux 1 ml (
 82
 83
          .mux 3 out (data2 final),
          .shamt (shamt),
 84
          .shift(shift),
 85
          .mux 1 out (mux 1 out)
 86
 87
          );
 88
          ALU main alu(
 89
          datal final,
 90
          mux 1 out,
 91
          ALUCTII,
 92
          alu result,
 93
          zero
 94
 95
          );
 96
 97
 98
     endmodule
 99
100
```

Q6.7. Test the processor design by initializing the instruction memory with a set of instructions (at least 5 instructions). List below the instructions you have used to initialize the instruction memory. Verify if the register file is changing according to the instructions. (Register file contains unknowns, you can initialize the register file or you can load values into the register file using li instruction specified earlier).

Sequence of Instructions Implemented:

- 1. add r0, r0, r0
- 2. sub r2, r2, r1
- 3. and r3, r3, r5
- 4. sll r5, r5, 2
- 5. li r6, 2


Initial contents:

$$r0 = 1$$
, $r2 = 3$, $r3 = 4$, $r5 = 6$, $r6 = 7$

Q6.8. Verify if the register file is getting updated according to your sequence of instructions (mentioned earlier).

Copy verified **Register file** waveform here (show only the Registers that get updated, CLK, and

RESET):



Unrelated Questions

What were the problems you faced during the implementation of the processor?

Answer: "FATAL ERROR" showed up a few times because of the presence of blocking statements inside a sequential block of code. It was resolved by converting these statements to non-blocking.

Did you implement the processor on your own? If you took help from someone whose help did you take? Which part of the design did you take help for?

Answer: Help was taken from Mr. Kunal Gulati to solve the "FATAL ERROR" case. Everything else was self implemented.

Honor Code Declaration by student:

- My answers to the above questions are my own work.
- I have not shared the codes/answers written by me with any other students. (I might have helped clear doubts of other students).
- I have not copied other's code/answers to improve my results. (I might have got some doubts cleared from other students).

Name: Ravi Bharadwaj C Date: 31/03/2019

ID No.: 2016AAPS0244H