Taking UVM to wider user base – The open-source way

Nagasundaram Thillaivasagam, VerifWorks Guru Kinagi, CVC Pvt. Ltd. Santhosh Kumar, CVC Pvt. Ltd.







Agenda


- UVM Journey so far
- Need for Go2UVM
- Inside Go2UVM
- DVCreate Go2UVM open-source apps
- Conclusion





UVM – fastest growing methodology

- Source: Independent survey by Wilson group
 - Sponsored by Mentor Graphics








UVM is Complex, but..

Complex




Need Not Be Complicated







Typical UVM architecture










UVM evolution in UML





Motivation behind Go2UVM

- Well, we knew that Someday everybody would have a [cell] phone
- Phones have gotten
 so complicated, so hard to use, that you wonder if this is designed for real people or for engineers.








UVM mechanics


- Multiple layers of components
- Hierarchical component hook-ups
 - uvm_component::new (string name, uvm_component parent)
- UVM macros to automate lot of features
- Phasing (reset_phase, main_phase, run_phase etc.)
- Objection mechanism (A must in UVM to get even a simple stimulus through to the DUT)






Beyond ASIC verification

- UVM is widely used in ASIC DV projects
- Other DV domains:
 - FPGA
 - DFT
 - Unit Tests
 - Generated tests









Taking UVM beyond ASIC DV

 Phones have gotten so complicated, so hard to use, that you wonder if this is designed for real people or for engineers.



- "U" in UVM reads "Universal"
- Wonder if it is only for software savvy, OOP fanatic engineers?
- Can it be used by many others who are more of hardware design engineers trying to get simple verification done.








Simplifying UVM adoption

- First time, Verilog test writers need simple test based stimuli
- Students/budding engineers need quick ramp to UVM
- IoT, FPGA design teams
 - No formal SV/UVM training
 - Smaller teams, often designers do Verification as well
 - More GUI based test/design authoring
- Auto-generated tests/traces
 - FSDB → Verilog Test/UVM Seq.
- **DFT** patterns
 - No randomization, direct wire level stimulus



What is *Go2UVM*?

- SystemVerilog package
- TCL "apps" to auto-create Go2UVM files
- Package on top of Standard UVM framework
 - A minimal sub-set
- Messaging same as `uvm_info
 - Simplified versions available as well
- Test from uvm_test base class
- Phasing (Active)
 - Main Phase mandatory
 - Reset Phase optional, recommended
- Objections mechanism
 - Automated, users don't have to bother
- Test PASS/FAIL declaration
 - Automated





What's inside VW_Go2UVM Package?

- Wrapper around UVM Test layer
- Hides phasing completely from users
 - Uses main_phase mandatory (User fills main())
 - reset_phase optional (User fills reset())
- Leverages on "pure virtual" to guard against misuse
- Internally handles objections
 - A must in UVM
 - Big time saver for first time UVM users





Inside Go2UVM

```
virtual class go2uvm_base_test extends uvm_test;
  extern virtual function void end_of_elaboration_phase (uvm_phase phase);
  extern virtual task reset_phase (uvm_phase phase);
  extern virtual task reset ();
  extern virtual task main_phase (uvm_phase phase);
  pure virtual task main ();
  extern virtual function void report_header (UVM_FILE file = 0);
  extern function void report_phase (uvm_phase phase);

string vw_run_log_fname = "vw_go2uvm_run.log";
  UVM_FILE vw_log_f;
```

Go2UVM base test

```
Gask go2uvm_base_test::main_phase (uvm_phase phase);
    phase.raise_objection (this);
    `vw_uvm_info (log_id, "Driving stimulus via UVM", UVM_MEDIUM)
    this.main ();
    `vw_uvm_info (log_id, "End of stimulus", UVM_MEDIUM)
    phase.drop_objection (this);
endtask : main_phase
```

Go2UVM main phase



uvm void

uvm object

uvm_report_object

uvm component

uvm test



VW's Go2UVM Package

- Our goals:
 - Provide simple framework for writing high quality simulation traces
 - Not to deviate from UVM approach
 - Introduce UVM to Verilog users
 - Make them future ready for more powerful UVM
- Simple package on top of standard UVM, released in open-source via http://www.go2uvm.org





Hookup – DUT, Interface & UVM

- Very similar to Verilog flow
 - Create module tb_top
 - Instantiate DUT
 - Instantiate interface
 - Generate clock
- Go2UVM
 - Instantiate UVM test
 - Call run_test ()
- All of the above is automated via TCL "apps"





VW_Go2UVM_pkg - Verilog vs. UVM stimulus

Verilog

```
up_down_cunter.sv + (~/Deskto]

Edit Tools Syntax Buffers Wind

task reset();
    $display("Start of reset");
    rst_n <= 1'b0;
    repeat(10) @(posedge clk);
    rst_n <= 1'b1;
    @(posedge clk);
    $display(" End of reset");
    endtask : reset</pre>
```

UVM

```
tb_up_down_counter.sv + (~/tools/VWorks/VW_Go

Edit Tools Syntax Buffers Window Help

Import uvm_pkg::*;

include "uvm_macros.svh"

import vw_go2uvm_pkg::*;

class go2uvm_count_test extends go2uvm_base_test;

virtual count_if vif;

task reset ();

`uvm_info(log_id, "Start of reset", UVM_MEDIUM)

vif.cb.rst_n <= 1'b0;

repeat(10) @ (vif.cb);

vif.cb.rst_n <= 1'b1;

@ (vif.cb);

`uvm_info(log_id, "End of reset", UVM_MEDIUM)

endtask : reset
```






First look at Go2UVM test

```
Lendinterface : count if

x □ class qo2uvm_count_test extends qo2uvm base test;

         virtual count if vif;
         task reset ():
           'uvm info(log id, "Start of reset", UVM MEDIUM)
          vif.cb.rst n <= 1'b0;
           repeat(10) @ (vif.cb);
           vif.cb.rst n <= 1'bl;
           @ (vif.cb):
           'uvm info(log id, "End of reset", UVM MEDIUM)
34
         endtask : reset
         task main();
           'uvm info(log id, "Start of Test", UVM MEDIUM)
           @ (vif.cb):
           vif.cb.rst n <= 1'bl;
           vif.cb.load <= 1'bl:
           repeat(2) @ (vif.cb);
           vif.cb.rst n <= 1'b1;
            vif.cb.load <= 1'b0;
```







VW_Go2UVM_pkg - Verilog vs. UVM stimulus

Verilog

```
task drive():
   int i;
  $display("Start of Test");
 @(posedge clk);
  load <= 1'b1:
  repeat(2) @(posedge clk);
  load <= 1'b1;
  data <= 8'h78:
  repeat(2) @(posedge clk);
  load <= 1'b1;
  cen <= 1'b1:
  up dn \ll 1'b1;
  repeat(3) @(posedge clk);
  load <= 1'b1;
  cen <= 1'b1;
  up dn \leftarrow 1'b0;
```

UVM

```
'uvm info(log id, "End of reset", UVM MEDIUM)
endtask : reset
task main():
  int i;
  'uvm info(log id, "Start of Test", UVM MEDIUM)
  @ (vif.cb);
  vif.cb.rst n <= 1'b1;
  vif.cb.load <= 1'b1;
  repeat(2) @ (vif.cb);
  vif.cb.rst_n <= 1'b1;</pre>
  vif.cb.load <= 1'b0;</pre>
  vif.cb.data <= 8'h78;
  repeat(2) @ (vif.cb);
  vif.cb.load <= 1'b1;</pre>
  vif.cb.cen <= 1'b1;
  vif.cb.up dn <= 1'b1;
  repeat(3) @ (vif.cb);
  vif.cb.load <= 1'b1;
  vif.cb.cen <= 1'b1:
   vif.cb.up_dn <= 1'b0;
```





VW_Go2UVM_pkg - finishing touch...

```
tb_up_
File Edit Tools Syntax Buffers Window Help
 2 class go2uvm count test extends go2uvm base test;
 3 // code masked
  endclass : go2uvm count test
 7 //Module
 8 module go2uvm count;
     logic clk;
11
       //Instantiate the test class
12
       go2uvm count test go2uvm count test 0;
13
       //Instantiation of Interface
14
       count if count if 0 (.clk(clk));
15
16
17
       // DUT Instantiation
18
       initial
19
       begin
         go2uvm count test 0 = new ();
20
21
         go2uvm count test 0.vif = count if 0;
         run test ();
23
       end
24
25 endmodule : go2uvm count
```






TCL Apps – DVC_Go2UVM

- Open-source "apps" to generate Go2UVM files for a given RTL
- Works with all major EDA tools:
 - Aldec, Riviera-PRO
 - Cadence, IUS
 - Mentor Graphics, Questa
 - Synopsys, Verdi
- Given RTL top, the app generates:
 - SystemVerilog interface
 - Full go2uvm package (source code)
 - A template test that extends go2uvm_base_test
 - Scripts to compile and run on ALL major EDA tools






Aldec Riviera-PRO + Go2UVM app





Cadence IUS + Go2UVM app









Questa + Go2UVM app


- Mentor Graphics's Questa has several interfaces
 - VPI
 - TCL
- Go2UVM app is integrated with Questa GUI







Verdi + Go2UVM app (VC Apps)







More artillery to GO-2-UVM

- Latest Go2UVM package
- TCL apps to generate Go2UVM for given RTL
- DVC_UVM app to generate full UVM bench for an IP
- Tons of examples
- Free training for Academia across India
 - http://www.go2uvm.org/resources/free-go2uvm-training/
- SVA Book examples with Go2UVM traces
 - Assertions are great candidates for Unit testing
 - Refer to our DVCon India paper on: "Verify thy Verifier"





Conclusion and looking forward

- VW's Go2UVM Package is really simple to use.
- Enables quick start to UVM for Verilog users
- Go2UVM is 100% IEEE 1800 and IEEE P1800.2 compatible, users can easily start with Go2UVM and move to a full-fledged UVM environment
- Go2UVM associated "apps" it is set to reach those users hitherto untouched owing to the complexity of UVM for first-time users.





Questions...?



