

Taking UVM to wider user base – The open-source way

Nagasundaram Thillaivasagam, VerifWorks

Guru Kinagi, CVC Pvt. Ltd.

Santhosh Kumar, CVC Pvt. Ltd.




Agenda

- UVM Journey so far
- Need for Go2UVM
- Inside Go2UVM
- DVCreate Go2UVM open-source apps
- Conclusion


UVM – fastest growing methodology

- Source: Independent survey by Wilson group
 - Sponsored by Mentor Graphics



UVM is Complex, but..


Complex




**Need Not Be
Complicated**



Typical UVM architecture




UVM evolution in UML



Motivation behind Go2UVM

- Well, we knew that
Someday everybody
would have a [cell] phone
- Phones have gotten




so complicated, so hard to use, that you wonder if
this is designed for real people or for engineers.

UVM for verification similar?



UVM mechanics

- Multiple layers of components
- Hierarchical component hook-ups
 - `uvm_component::new` (string name, `uvm_component` parent)
- UVM macros to automate lot of features
- Phasing (`reset_phase`, `main_phase`, `run_phase` etc.)
- Objection mechanism (A must in UVM to get even a simple stimulus through to the DUT)



Beyond ASIC verification

- UVM is widely used in ASIC DV projects
- Other DV domains:
 - FPGA
 - DFT
 - Unit Tests
 - Generated tests



Taking UVM beyond ASIC DV


- Phones have gotten so complicated, so hard to use, that you wonder if this is designed for real people or for engineers.
- “**U**” in *UVM* reads “Universal”
- Wonder if it is only for software savvy, OOP fanatic engineers?
- Can it be used by many others who are more of hardware design engineers trying to get simple verification done.



Simplifying UVM adoption

- First time, Verilog test writers need simple test based stimuli
- Students/budding engineers need quick ramp to UVM

- IoT, FPGA design teams
 - No formal SV/UVM training
 - Smaller teams, often designers do Verification as well
 - More GUI based test/design authoring
- Auto-generated tests/traces
 - FSDB → Verilog Test/UVM Seq
- DFT patterns
 - No randomization, direct wire level stimulus



What is *Go2UVM*?

- SystemVerilog package
- TCL “apps” to auto-create Go2UVM files
- Package on top of Standard UVM framework
 - A minimal sub-set
- Messaging same as ``uvm_info`
 - Simplified versions available as well
- Test from *uvm_test* base class
- Phasing (Active)
 - Main Phase – mandatory
 - Reset Phase – optional, recommended
- Objections mechanism
 - Automated, users don’t have to bother
- Test PASS/FAIL declaration
 - Automated

What's inside VW_Go2UVM Package?

- Wrapper around UVM Test layer
- Hides phasing completely from users
 - Uses ***main_phase*** – mandatory (User fills ***main()***)
 - ***reset_phase*** optional (User fills ***reset()***)
- Leverages on “pure virtual” to guard against misuse
- Internally handles objections
 - A must in UVM
 - Big time saver for first time UVM users

Inside Go2UVM


```
virtual class go2uvm_base_test extends uvm_test;
  extern virtual function void end_of_elaboration_phase (uvm_phase phase);
  extern virtual task reset_phase (uvm_phase phase);
  extern virtual task reset ();
  extern virtual task main_phase (uvm_phase phase);
  pure virtual task main ();
  extern virtual function void report_header (UVM_FILE file = 0 );
  extern function void report_phase (uvm_phase phase);

  string vw_run_log_fname = "vw_go2uvm_run.log";
  UVM_FILE vw_log_f;
```

Go2UVM base test

```
task go2uvm_base_test::main_phase (uvm_phase phase);
  phase.raise_objection (this);
  `vw_uvm_info (log_id, "Driving stimulus via UVM", UVM_MEDIUM)
  this.main ();
  `vw_uvm_info (log_id, "End of stimulus", UVM_MEDIUM)
  phase.drop_objection (this);
endtask : main_phase
```

Go2UVM main phase



VW's Go2UVM Package

- Our goals:
 - Provide simple framework for writing high quality simulation traces
 - Not to deviate from UVM approach
 - Introduce UVM to Verilog users
 - Make them future ready for more powerful UVM
- Simple package on top of standard UVM, released in open-source via <http://www.go2uvm.org>

Hookup – DUT, Interface & UVM

- Very similar to Verilog flow
 - Create module tb_top
 - Instantiate DUT
 - Instantiate interface
 - Generate clock
- Go2UVM
 - Instantiate *UVM test*
 - Call run_test ()
- All of the above is automated via TCL “apps”

VW_Go2UVM_pkg - Verilog vs. UVM stimulus

Verilog

```
up_down_cunter.sv + (~/Desktop)
Edit Tools Syntax Buffers Window

task reset();
  $display("Start of reset");
  rst_n <= 1'b0;
  repeat(10) @(posedge clk);
  rst_n <= 1'b1;
  @(posedge clk);
  $display(" End of reset");
endtask : reset
```

UVM

```
tb_up_down_counter.sv + (~/tools/VWorks/VW_Go
Edit Tools Syntax Buffers Window Help

import uvm_pkg::*;
`include "uvm_macros.svh"


import vw_go2uvm_pkg::*;

class go2uvm_count_test extends go2uvm_base_test;
  virtual count_if vif;

  task reset ();
    `uvm_info(log_id, "Start of reset", UVM_MEDIUM)
    vif.cb.rst_n <= 1'b0;
    repeat(10) @ (vif.cb);
    vif.cb.rst_n <= 1'b1;
    @ (vif.cb);
    `uvm_info(log_id, "End of reset", UVM_MEDIUM)
  endtask : reset
```

First look at Go2UVM test

```
22  endinterface : count_if
23
24
25  class go2uvm_count_test extends go2uvm_base_test;
26      virtual count_if vif;
27
28      task reset ();
29          'uvm_info(log_id, "Start of reset", UVM_MEDIUM)
30          vif.cb.rst_n <= 1'b0;
31          repeat(10) @ (vif.cb);
32          vif.cb.rst_n <= 1'b1;
33          @ (vif.cb);
34          'uvm_info(log_id, "End of reset", UVM_MEDIUM)
35      endtask : reset
36
37      task main();
38          int i;
39          'uvm_info(log_id, "Start of Test", UVM_MEDIUM)
40          @ (vif.cb);
41          vif.cb.rst_n <= 1'b1;
42          vif.cb.load <= 1'b1;
43
44          repeat(2) @ (vif.cb);
45          vif.cb.rst_n <= 1'b1;
46          vif.cb.load <= 1'b0;
```



VW_Go2UVM_pkg - Verilog vs. UVM stimulus

Verilog

```
task drive();
  int i;
  $display("Start of Test");
  @(posedge clk);
  load <= 1'b1;

  repeat(2) @(posedge clk);
  load <= 1'b1;
  data <= 8'h78;

  repeat(2) @(posedge clk);
  load <= 1'b1;
  cen <= 1'b1;
  up_dn <= 1'b1;

  repeat(3) @(posedge clk);
  load <= 1'b1;
  cen <= 1'b1;
  up_dn <= 1'b0;
```

UVM

```
`uvm_info(log_id, "End of reset", UVM_MEDIUM)
endtask : reset


task main();
  int i;
  `uvm_info(log_id, "Start of Test", UVM_MEDIUM)
  @ (vif.cb);
  vif.cb.rst_n <= 1'b1;
  vif.cb.load <= 1'b1;

  repeat(2) @ (vif.cb);
  vif.cb.rst_n <= 1'b1;
  vif.cb.load <= 1'b0;
  vif.cb.data <= 8'h78;

  repeat(2) @ (vif.cb);
  vif.cb.load <= 1'b1;
  vif.cb.cen <= 1'b1;
  vif.cb.up_dn <= 1'b1;

  repeat(3) @ (vif.cb);
  vif.cb.load <= 1'b1;
  vif.cb.cen <= 1'b1;
  vif.cb.up_dn <= 1'b0;
```

VW_Go2UVM_pkg - finishing touch..



```
1
2 class go2uvm_count_test extends go2uvm_base_test;
3 // code masked
4 endclass : go2uvm_count_test
5
6
7 //Module
8 module go2uvm_count;
9     logic clk;
10
11     //Instantiate the test class
12     go2uvm_count_test go2uvm_count_test_0;
13
14     //Instantiation of Interface
15     count_if count_if_0 (.clk(clk));
16
17     // DUT Instantiation
18     initial
19     begin
20         go2uvm_count_test_0 = new ();
21         go2uvm_count_test_0.vif = count_if_0;
22         run_test ();
23     end
24
25 endmodule : go2uvm_count
```

TCL Apps – DVC_Go2UVM

- Open-source “apps” to generate Go2UVM files for a given RTL
- Works with all major EDA tools:
 - Aldec, Riviera-PRO
 - Cadence, IUS
 - Mentor Graphics, Questa
 - Synopsys, Verdi
- Given RTL top, the app generates:
 - SystemVerilog interface
 - Full go2uvvm package (source code)
 - A template test that extends go2uvvm_base_test
 - Scripts to compile and run on ALL major EDA tools

Aldec Riviera-PRO + Go2UVM app

The screenshot displays the Aldec Riviera-PRO IDE interface with the Go2UVM app integrated. The top-left pane shows a project tree with components like `package uvm_uvm_pkg`, `package vw_go2uvm_pkg`, and `go2uvm_base_test`. The top-right pane shows a code editor with Verilog code for setting up UVM components and ports. The bottom-left pane shows a console window with UVM INFO messages, including "UVM_INFO @ 0.00 ns: reporter [RNTST] Running" and "UVM_INFO @ 0.64 ns: Go2UVM [Go2UVM] End of stimuli". The bottom-right pane shows a waveform viewer with signals like `clk`, `rst_n`, `push`, `data_in`, `pop`, and `push_err_on_full`. A blue speech bubble with the text "Go2UVM app" points to the Go2UVM icon in the bottom toolbar. The bottom status bar shows the current mode as "Go2UVM" and the command "Executes macro command".

Go2UVM app

PRO R

Cadence IUS + Go2UVM app

The image displays the Cadence IUS (Integrated User System) environment, which is a Verilog-Integrated User System (VIUS) application. The interface is divided into several panes:



- Simvision Schematic:** The top-left pane shows a hierarchical block diagram of a system. It includes blocks like `block0`, `block1`, `block2`, `block3`, `block4`, and `block5`, connected by signals. A callout bubble points to this pane with the text "Simvision Schematic".
- Go2UVM app (TCL):** The top-right pane shows the TCL (Tool Command Language) script for the Go2UVM app. It includes commands like `proc vwm_go2uvm` and `set mod_name`. A callout bubble points to this pane with the text "Go2UVM app (TCL)".
- Generated Go2UVM test:** The bottom-right pane shows the generated Verilog test code for the `fifo_go2uvm` module. It includes the `endinterface` block and the `task reset` and `task main` functions. A callout bubble points to this pane with the text "Generated Go2UVM test".
- Source Browser 1 - SimVision [.../lab4/dut/fifo_go2uvm.sv]:** The bottom-left pane shows the source code for the `fifo_go2uvm.sv` file. It includes the `endinterface` block and the `task reset` and `task main` functions.

The bottom of the interface shows a command window with the following text:

```
nosim> source /home/student/tools/IUS/IVS/IVS...
nosim> go2uvm fifo
Successfully generated SystemVerilog interface for module: fifo
See file: fifo_go2uvm.sv for generated code
Thanks for using VerifWorks products
Visit http://www.verifworks.com for more
nosim>
```

Questa + Go2UVM app

- Mentor Graphics's Questa has several interfaces
 - VPI
 - TCL
- Go2UVM app is integrated with Questa GUI



Verdi + Go2UVM app (VC Apps)

The image displays the Verdi 3 Automated Debug Platform interface. A blue callout bubble points to the 'Verdi RTL view' showing a circuit diagram. Another blue callout bubble points to the 'Go2UVM in VC-apps Toolbox' window, which contains various tool icons like gCA, gES, Fanl Reg, FanO Reg, gFS, and Gen. A third blue callout bubble points to the 'Generated Go2UVM Test' window, which shows the Verilog code for the FIFO module and the generated UVM testbench.

Verdi 3™
Automated Debug Platform

Verdi RTL view

Go2UVM in VC-apps Toolbox

Generated Go2UVM Test

```
*Src1:fifo (/home/Student/Naga/DVC_GO2...2016.05/examples/fifo/rtl_src/fifo.v)
2 module fifo #(parameter ADDR_WIDTH=10, DATA_WIDTH=8)
3   (input clk, rst_n, push, pop,
4    input [DATA_WIDTH-1:0] data_in,
5    output reg [DATA_WIDTH-1:0] data_out,
6    output reg push_on_full_error,
7    output full, empty);
8
9   //memory register
10
11   reg [DATA_WIDTH-1:0] mem [0:2**ADDR_WIDTH-1];
12
13   //internal registers
14
15   reg [ADDR_WIDTH-1:0] rd_ptr, wr_ptr;
16   wire fifo_ptrs_match;
17
18
19   // assign statement for full and empty
20
21   assign fifo_ptrs_match = (rd_ptr[ADDR_WIDTH-1:0] == wr_ptr[ADDR_WIDTH-1:0]);
22   assign full = fifo_ptrs_match && (rd_ptr[ADDR_WIDTH] != wr_ptr[ADDR_WIDTH]);
23   assign empty = fifo_ptrs_match && (rd_ptr[ADDR_WIDTH] != wr_ptr[ADDR_WIDTH]);
```

VC Apps Toolbox

gCA gES Fanl Reg FanO Reg gFS Gen

vw_dvc_go2uvm_verdi.tcl (~/.Verdi_2016.05/vw_apps)

```
File Edit Tools Syntax Buffers Window Help
76 puts $LOG "
77 puts $LOG "
78 puts $LOG "// Automatically generated from VerifWorks's DVCreate-G
o2UVM product"
79 puts $LOG "// Thanks for using VerifWorks products, see http://www
.verifworks.com for more"
80 puts $LOG "
81 puts $LOG "import uvm_pkg::*;"
82 puts $LOG "include \"uvm_macros.svh\""
83 puts $LOG "// Import Go2UVM Package"
84 puts $LOG "import vw_go2uvm_pkg::*;"
85 puts $LOG "// Use the base class provided by the vw_go2uvm_pkg"
86 set class_hdr [format "class %s_test extends go2uvm_base_test;" $m
od_name]
87 puts $LOG "$class_hdr"
88 puts $LOG "// Create a handle to the actual interface"
```

fifo_go2uvm.sv (~/.Naga/DVC_GO2U...05/examples/fifo/run_dir)

```
File Edit Tools Syntax Buffers Window Help
30 // repeat (5) @ (this.vif.cb);
31 // this.vif.cb.rst_n <= 1'b1;
32 // repeat (1) @ (this.vif.cb);
33 uvm_info (log_id, "End of reset", UVM_MEDIUM)
34 endtask : reset
35 task main ();
36 uvm_info (log_id, "Start of main", UVM_MEDIUM)
37 uvm_info (log_id, "Fill in your main logic here ", UVM_MEDIUM)
38 // this.vif.cb.inp_1 <= 1'b0;
39 // this.vif.cb.inp_2 <= 2'b0;
40 // repeat (5) @ (this.vif.cb);
41 uvm_info (log_id, "End of main", UVM_MEDIUM)
42 endtask : main
43 endclass : fifo_test
```

More artillery to GO-2-UVM

- Latest Go2UVM package
- TCL apps to generate Go2UVM for given RTL
- DVC_UVM app to generate full UVM bench for an IP
- Tons of examples
- Free training for Academia across India
 - <http://www.go2uvm.org/resources/free-go2uvm-training/>
- SVA Book examples with Go2UVM traces
 - Assertions are great candidates for Unit testing
 - Refer to our DVCon India paper on: “Verify thy Verifier”

Conclusion and looking forward

- VW's Go2UVM Package is really simple to use.
- Enables quick start to UVM for Verilog users
- *Go2UVM* is 100% IEEE 1800 and IEEE P1800.2 compatible, users can easily start with *Go2UVM* and move to a full-fledged UVM environment
- *Go2UVM* associated “apps” it is set to reach those users hitherto untouched owing to the complexity of UVM for first-time users.

Questions...?