

Go2UVM Package introduction




http://www.go2uvm.org

EDA start-up from India



Problem?





Not enough DV expertise




Tech challenges - Low Power, Quality of DV



Business challenges - Small teams, short TTM



Our Value Proposition





Products at a glance

DVCreate

- SV Interface
- UVM, Go2UVM Package
- Low Power

DVRules

- UVM
- SVA
- SVTB

RTGen

- SystemVerilog
- UVM
- Formal-to-Sim adapter

DVEnc


- Verilog
- SystemVerilog
- UVM



Go2UVM Package introduction



Mobile Phone evolution





Quotes from Martin Cooper




- Well, we knew that someday everybody would have a [cell] phone
- Phones have gotten so complicated, so hard to use, that you wonder if this is designed for real people or for engineers.



Origins of "testbench"



Signal
Generator
+ Supply etc.



Design in Bread-board








"Testbench"





Testbench in Simulation world






Types of Testbenches

- No single-size fits all!
- Depends on many things:
 - Complexity of the design
 - Is the design new or a derivative?
 - Application domain
 - Availability of tools, technologies
 - Skill set of team members




Counter DUT





Simplified Verification flow for the counter






Linear Testbench


- First step into a proper Testbench
- Typically written in a HDL Verilog/VHDL
- A simple, linear sequence of events over a period of several clocks
- Stimulus describes what happens in a series of assignments that are spread over time

```
initial begin : stim
  #10 reset = 1'b1;
  #100 reset = 1'b0;
  #10 inp_1 = 16'haabb;
        inp_2 = 4'b0010;
  #10 if (out_1 != inp_1 && inp_2) $display ("Error");
....
end : stim
```



S2P Interface and Timing








Procedural Testbench – S2P example

```
BFM model
task send_ser_pkt (logic [31:0] data);
  ser sop <= 1'b1;
  ser eop <= 1'b0;
  ser abort <= 1'b0;
  ser_data <= data[0];</pre>
  @ (posedge clk);
  ser sop <= 1'b0;
  for (int i=0; i <= 30; i=i+1) begin :
                                                         25000 |30000 |35000 |40000 |45000 |50000
    ser data <= data[i];</pre>
                                              - s2p_if_0
    @ (posedge clk);
                                               -- D-clk
  end:for_0
                                                ⊸D∽rstn
     ser data <= data[31];
                                                ··· 🛮 ser data
  ser eop <= 1'b1;
                                                ·· 🛮 ser sop
  @ (posedge clk);
                                                · 🛮 ser eop
                                                · 🛮 ser_abort
  ser_eop <= 1'b0;
                                                par_data[7:0]
endtask
                                               🗓 🛮 par_data_valid 1'b1
```



Typical UVM architecture






UVM journey so far

- UVM has come a long way
- Great framework
- Good block level stimulus features
- Well documented, proven to work
- Summary of decades of BKMs Best Known Methods
- Continues to expand



UVM – fastest growing methodology

- Source: Independent survey by Wilson group
 - Sponsored by Mentor Graphics





Near future

- New markets, users for UVM
 - FPGA teams
 - RTL designers
 - Debug engineers
 - Assertion Developers, Formal Verification (counter examples)
 - Waveform-2-Stimulus tools
 - DFT vectors in simulation



Phone - Who is it for?

 Phones have gotten so complicated, so <u>hard to use</u>, that you wonder if this is designed for real people or for engineers.



\s UVM going the same route?


- UVM <u>Universal Verification</u> Methodology
- Slowly becoming "only" for OOP savy, SW friendly Verification engineers
- Need to make it easy for RTL, FPGA, automation etc.




UVM is Complex, but...

COMPLEX

COMPLICATED





Need not be complicated



VW's Go2UVM Package

- Our goals:
 - Provide simple framework for writing high quality simulation traces
 - Not to deviate from UVM approach
 - Introduce UVM to Verilog users
 - Make them future ready for more powerful UVM
- Simple package on top of standard UVM, released in open-source via http://www.go2uvm.org



VW_Go2UVM_pkg - Verilog vs. UVM stimulus

Verilog

up_down_cunter.sv + (~/Deskto) Edit Tools Syntax Buffers Wind task reset(); \$display("Start of reset"); rst_n <= 1'b0; repeat(10) @(posedge clk); rst_n <= 1'b1; @(posedge clk); \$display(" End of reset"); endtask : reset</pre>

UVM

```
tb_up_down_counter.sv + (~/tools/VWorks/VW_Go

Edit Tools Syntax Buffers Window Help

Import uvm_pkg::*;

include "uvm_macros.svh"

import vw_go2uvm_pkg::*;

class go2uvm_count_test extends go2uvm_base_test;

virtual count_if vif;

task reset ();

`uvm_info(log_id, "Start of reset", UVM_MEDIUM)

vif.cb.rst_n <= 1'b0;

repeat(10) @ (vif.cb);

vif.cb.rst_n <= 1'b1;

@ (vif.cb);

`uvm_info(log_id, "End of reset", UVM_MEDIUM)

endtask : reset
```



VW_Go2UVM_pkg - Verilog vs. UVM stimulus

Verilog

UVM

```
task drive();
  int i:
 $display("Start of Test");
 @(posedge clk);
 load <= 1'b1;
 repeat(2) @(posedge clk);
 load <= 1'b1;
 data <= 8'h78:
  repeat(2) @(posedge clk);
  load <= 1'b1;
 cen <= 1'b1;
 up dn \ll 1'b1;
  repeat(3) @(posedge clk);
  load <= 1'b1:
 cen <= 1'b1;
 up dn \ll 1'b0:
```

```
uvm info(log id, "End of reset", UVM MEDIUM)
endtask : reset
task main();
   int i;
  'uvm info(log id, "Start of Test", UVM MEDIUM)
  @ (vif.cb);
  vif.cb.rst n <= 1'b1:
  vif.cb.load <= 1'b1;</pre>
  repeat(2) @ (vif.cb);
   vif.cb.rst n <= 1'b1;</pre>
  vif.cb.load <= 1'b0;
   vif.cb.data <= 8'h78;
  repeat(2) @ (vif.cb);
   vif.cb.load <= 1'b1;</pre>
   vif.cb.cen <= 1'b1;
   vif.cb.up dn <= 1'b1;
  repeat(3) @ (vif.cb);
   vif.cb.load <= 1'b1;
   vif.cb.cen <= 1'b1:
   vif.cb.up_dn <= 1'b0;
```



VW_Go2UVM_pkg - finishing touch...

```
K<sub>m</sub>
                                                  tb_up_
          Tools Syntax Buffers Window
File
    Edit
                                         Help
 1
 2 class go2uvm count test extends go2uvm base test;
 3 // code masked
 4 endclass : go2uvm count test
 5
 6
 7 //Module
 8 module go2uvm count;
     logic clk;
 9
10
       //Instantiate the test class
11
12
       go2uvm count test go2uvm count test 0;
13
       //Instantiation of Interface
14
15
       count if count if 0 (.clk(clk));
16
       // DUT Instantiation
17
       initial
18
19
       begin
20
          go2uvm count test 0 = new ();
         go2uvm count test 0.vif = count if 0;
21
          run test ();
22
23
       end
24
25 endmodule : go2uvm count
```



Go2UVM sample log

Same as standard UVM log format

```
# UVM INFO verilog src/questa uvm pkg-1.2/src/questa uvm pkg.sv(217) @ 0: report
er [Questa UVM] questa_uvm::init(+struct)
# UVM INFO @ 0.00 ns: Go2UVM [Go2UVM] RELNOTES
  (C) 2004-2016 Verifworks a venture of CVC Pvt Ltd.
  UW Go2UUM Version 1.1d.5 (Verifworks http://www.verifworks.com )
                      IMPORTANT RELEASE NOTES
   You are using a version of the Go2UVM Package from VerifWorks
   a venture of CVC Pvt Ltd http://www.cvcblr.com
   See http://www.verifworks.com for more details
# UVM INFO @ 0.00 ns: reporter [RNTST] Running test ...
# UUM INFO ../tb/tb up down counter.sv(29) @ 0.00 ns: Go2UUM [Go2UUM] Start of r
eset
# UVM INFO ../tb/tb up down counter.sv(34) @ 105.00 ns: Go2UVM [Go2UVM] End of r
eset
# UUM INFO @ 105.00 ns: Go2UUM [Go2UUM] Driving stimulus via UUM
UVM INFO ../tb/tb up down counter.sv(39) @ 105.00 ns: Go2UVM [Go2UVM] Start of
```



How to use Go2UVM Pkg?

- Very simple use model
- Include 1 extra file to your list of files → Done!
 - vw_go2uvm_pkg.sv
- We ship examples and sample scripts
- Use env variable: \$VW_GO2UVM_HOME
 - Pkg is under: \$VW_GO2UVM_HOME/src
 - Examples: \$VW_GO2UVM_HOME/examples
 - Docs: \$VW_GO2UVM_HOME/docs



What do I get by using Go2UVM Pkg?

- Standard UVM framework
 - A minimal sub-set
- Messaging same as `uvm_info
- Test from uvm_test base class
- Phasing (Active)
 - Main Phase mandatory
 - Reset Phase optional, recommended
- Objections mechanism
 - Automated, users don't have to bother
- Test PASS/FAIL declaration
 - Automated



What's inside VW_Go2UVM Package?

- Wrapper around UVM Test layer
- Hides phasing completely from users
 - Uses main_phase mandatory (User fills main())
 - reset_phase optional (User fills reset())
- Leverages on "pure virtual" to guard against misuse
- Internally handles objections
 - A must in UVM
 - Big time saver for first time UVM users



VW/CVC's role in the Verification industry

- Drove DVCon India 2014 from the front
- World-wide recognized Verification experts
 - Co-authors of 4 assertion books (Ajeetha & Srini)
- Coded VMM base classes in Synopsys
- UVMWorld.org contributions to UVM-Ref-Flow
- Delivered several training on UVM, OVM, VMM, SV, SVA, PSL
- Worked in evangelizing ABV, VMM, UVM across the world through several EDA companies
- Presented at various forums:
 - DVCon, SNUG-India, Taiwan, China, DVM (India) etc.
- Assisted standards development:
 - PSL, OVL, SVA, SV, UVM, eWG, VHDL, SV-AMS



How to access Go2UVM Package?

- Contact us via www.go2uvm.org
- Limited customer availability

