# Department of Electronics and Telecommunication Engineering University of Moratuwa

 $\mathrm{EN}2031$  - Fundamentals of Computer Organization and Design



## Processor Design Report

 ${\bf Team\ Tech-Tycoons}$ 

Name	Index No.
Pushpakumara H.M.R.M.	200488E
Tilakarathna U.A	200664P
Ranaviraja R.W.H.M.T.A.	200520X

#### I. Required Instructions

#### ALU operation

- 1. ADD Addition
  - ADD R<sub>n</sub>, R<sub>m</sub>
- $R_n \leftarrow R_n + R_m$

- 2 Operands
- 2. SUB Subtraction
  - SUB R<sub>n</sub>, R<sub>m</sub>
- $R_n \leftarrow R_n R_m$

- 2 Operands
- 3. AND Bitwise AND
  - AND R<sub>n</sub>, R<sub>m</sub>
- $R_n \leftarrow R_n \& R_m$

- 2 Operands
- 4. OR Bitwise OR
  - OR  $R_n$ ,  $R_m$
- $R_n \leftarrow R_n \mid R_m$

- 2 Operands
- 5. PASS
  - $R_n \leftarrow R_n$

#### Register Move Instruction

- 6. MOVE Move one register to another
  - MOVE R<sub>n</sub>, R<sub>m</sub>
- $R_n \, {\longleftarrow} R_m$

### LOAD Instructions

- 1. LOAD Indirect Memory load from Data Memory
  - LOAD R<sub>n</sub>, R<sub>m</sub>
- $R_n \leftarrow M[R_m]$
- 2. LOADA Indirect Memory load with address post modification
  - LOADA R<sub>n</sub>, R<sub>m</sub><sup>+</sup>
- $R_n \leftarrow M[M[R_m]]$
- $R_m \leftarrow R_m + 1$
- 3. LOADI 8-bit value extend to 16 bits and store in  $R_{\rm n}$ 
  - LOADI R<sub>n</sub>, Imm
- $R_n \leftarrow Imm \text{ (extended to 16)}$
- 4. LOADU Load upper immediate (upper 8 bits of 16 bits)

• LOADU R<sub>n</sub>, Imm

 $R_n[8:15] \leftarrow Imm$ 

5. POP – Remove TOS value to the R<sub>n</sub> register and update the stack pointer

• POP R<sub>n</sub>

#### STORE Instructions

1. STORE - Store data from the  $R_m$  register into a  $R_n$  Memory location

• STORE R<sub>n</sub>, R<sub>m</sub>

 $M[R_n] \leftarrow R_m$ 

2. PUSH – Put the value of the R<sub>m</sub> to TOS and update the stack pointer.

• PUSH R<sub>m</sub>

 $TOS \leftarrow R_m$ , SP = SP + 1

#### **BRANCH Instructions**

1. BRANCHU – Branch if unconditional

• BRANCHU offset

 $PC \leftarrow PC + offset$ 

2. BEQ – Branch if equal zero

• BEQ R<sub>d</sub>, offset

 $PC \leftarrow PC + offset (if equal zero)$ 

3. BLTE-Branch if less than or equal zero

• BLTE R<sub>d</sub>, offset zero)

 $PC \leftarrow PC + offset$  (if less than or equal

4. BGTE-Brach if greater than or equal zero

• BGTE R<sub>d</sub>, offset equal zero)


 $PC \leftarrow PC + offset$  (if greater than or

Opcode	Operand	Meaning
ADD	$ m R_n,R_m$	$R_n \leftarrow R_n + R_m$
SUB	$ m R_n,R_m$	$R_n \leftarrow R_n - R_m$
AND	$ m R_n,R_m$	$R_n \leftarrow R_n \& R_m$
OR	$ m R_n,R_m$	$R_n \leftarrow R_n \mid R_m$
MOVE	$ m R_n,R_m$	$R_n \leftarrow R_m$
LOAD	$ m R_n,R_m$	$R_n \leftarrow M[R_m]$


LOADA	$ m R_n,R_m^+$	$R_n \leftarrow M[M[R_m]]$
		$R_m \leftarrow R_m + 1$
LOADI	$ m R_n,Imm$	$R_n \leftarrow Imm \text{ (extended to 16)}$
LOADU	$\mathrm{R}_{\mathrm{n}}$ , $\mathrm{Imm}$	$R_n[8:15] \leftarrow Imm$
STORE	$ m R_n,R_m$	$M[R_n] \leftarrow R_m$
POP	$R_{\rm n}$	$R_n \leftarrow TOS$
		SP = SP-1
PUSH	$R_{ m m}$	TOS <b>←</b> R <sub>m</sub>
		SP=SP+1
BRANCHU	offset	PC ← PC + offset
BEQ	$ m R_d,offset$	$PC \leftarrow PC + offset (if equal zero)$
BLTE	$R_d$ , offset	$PC \leftarrow PC + offset$ (if less than or equal
		zero)
BGTE	$R_{ m d}$ , offset	PC ← PC + offset (if greater than or equal
		zero)

## II. Instruction format


# ALU




## Control




## LOAD




#### POP



### STORE




## PUSH



## R type

	$R_{\rm m}$	$R_n$	Opcode
	<u> </u>	<u> </u>	<u> </u>
5 bit	3 bit	3 bit	5 bit
(a)			

Opcodes	00	01	11	10
000	ALU			POP
001	LOAD	LOADA	LOADI	LOADU
010	STORE	PUSH		
011	MOVE			
100	BRANCHU	BEQ	BLTE	BGTE



(c)

I. The chosen design approach for the microarchitecture is hardwired. The reason for choose this is the heard wired designs are faster than micro architecture design approach. Since we design this processor for high-speed industrial application, it is better to use hardwired design approach. Since this has small set of instructions, the hardwired approach is not hard to implement here.

