Intro to Processor Architecture

Project report

T. Abhishek 2021102010

N. Raviteja 2021102009

Sequential:

We have six modules in sequential implementation of Y86-64 processor . the stages are as follows.

Fetch:

Stage	CALL	RET	PUSHQ	POPQ
Fch	$icode:ifun \leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$
			$rA:rB \leftarrow M_1[PC+1]$	$\mathtt{rA}\!:\!\mathtt{rB} \;\leftarrow\; \mathtt{M}_1\mathtt{[PC+1]}$
	valC ← M ₈ [PC+1]			
	valP ← PC + 9	valP ← PC + 1	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{2}$	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{2}$

Stage	RMMOVQ	MRMOVQ	0Pq	jXX
Fch	$icode:ifun \leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	icode:ifun ← M ₁ [PC]
	$\texttt{rA:rB} \leftarrow \texttt{M}_1[\texttt{PC+1}]$	$\texttt{rA:rB} \; \leftarrow \; \texttt{M}_1 \texttt{[PC+1]}$	$\texttt{rA:rB} \leftarrow \texttt{M}_1[\texttt{PC+1}]$	
	valC ← M ₈ [PC+2]	$\mathtt{valC} \leftarrow \texttt{M8[PC+2]}$		$\texttt{valC} \leftarrow \texttt{M}_8 \texttt{[PC+1]}$
	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{10}$	$valP \leftarrow PC + 10$	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{2}$	$\mathtt{valP} \leftarrow \mathtt{PC} + 9$

Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$	icode:ifun ← M ₁ [PC]
			$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$
				$\mathtt{valC} \leftarrow \mathtt{M}_8 \mathtt{[PC+2]}$
	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{1}$	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{1}$	$\mathtt{valP} \leftarrow \mathtt{PC} + 2$	valP ← PC + 10

Fetch block uses instruction array which may each have 10 bytes to compute icode, ifun, rA, rB, valC, valP, instruction error and halting first 1 byte represent icode: ifun where icode is of 4bits and ifun is

of 4 bits. Second byte represents the registers rA, rB, then after all the bits represents destination offset

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 f	n rA rB								
irmovq V, rB	3 0	F rB					V			
rmmovq rA, D(rB)	4 0	rA rB					D			
mrmovq D(rB), rA	5 0	rA rB					D			
OPg rA, rB	6 f	n rA rB								
jXX Dest	7 f	n Dest								
call Dest	8 0	Dest								
ret	9 0									
pushq rA	A C	rA F								
popa rA	В	rA F	The	e registe	r ordei	r in end	oding l	nere is	correct	- Verifie


ifun of the instruction represents the condition required to execute the respective instruction. Instruction is set to 0 if the instruction given is wrong.

Imem error is set to 0 if the pc value stays within 1023. And when halt is encountered halt is set to 1.

Code

This is how fetch is implemented . example given below are for rmmovq and mrmovq.

Decode




We have 15 registers in the Y86-64 processor which are to be accessed in the decode stage. The register file represents those 15 registers.

Reading and assigning the values of valA and valB are done in the decode stage . the registers are represented here as register file .

In the decode phase, if else statements are used to calculate valA and valB in accordance with the instructions.

execute:



the output of the execute block are Cnd and valE and its inputs are icode, ifun, valC, valA and valB. It works on if else and decides which execution to be done on the respective instruction.

The execute block's functions include carrying out the command, using the ALU to compute the effective address or value, and setting the necessary condition codes.

Condition codes are set for jXX and CMOV. We also include two different condition codes CC_in and CC_out. CC_in represents the condition code of previous instruction whereas CC_out represent the condition code of the on going instruction.

CODE


```
module execute(clk,icode,ifun,valA,valB,valC,valE,cond,CC_in,CC_out,Z_F,S_F,O_F);
input clk;
input[3:0] icode,ifun;
input[2:0] CC_in;
input signed [63:0] valA,valB,valC;

output reg cond,Z_F,S_F,O_F;
output reg[2:0] CC_out;
output reg[63:0] valE;

reg[1:0] control;
reg signed [63:0] aluA,aluB,ans;
wire signed [63:0] out;
wire overflow;
```


Memory:


The memory block has icode, valE, valA, and valP as input values and valM as an output value. The memory block's function is to receive and write values from memory. Although the data mem in the processor is generally available everywhere, we have set it here as an output for testbench's verification purposes.



Writeback:

In write back the values are written back into registers which are computed till memory stage.





Pipelined implementation


The processor Y86-64's implementation uses the same modules as its sequential implementation, with the addition of pipelined registers, a slight modification to the fetch and decode blocks, also addition of data forwarding and PC prediction to boost performance, and pipeline control logic to eliminate pipeline hazards.

64's implementation uses the same modules as its sequential implementation, with the addition of pipelined registers, a slight modification to the fetch and decode blocks, also addition of data forwarding and PC prediction to boost performance, and pipeline control logic to eliminate pipeline hazards.

As we want to fetch the next instruction constantly without having to wait for the PC update stage of the previous instruction to finish had it been at the end of the cycle, we should move the PC update stage to the beginning of the cycle for the pipelined implementation. Circuit retiming is the term for this. This modifies the circuit's overall state while having no impact on its local behaviour. Additionally, it enables us to manage the delays in the pipelined system between phases. In a pipelined version, some hardware and signals in the SEQ implementation are moved around, and pipeline registers are added in between each step.

The stages are given below.

Fetch:



The starting value of PC from the processor.v block is used to create the field f pc in this case.

The values of stat, icode, ifun, rA, rB, valC, and valP are computed using the PC as the input, and since they will be sent into the decode register, they will be given the names D_icode, D_ifun, D rA, D_rB, valC, and D_stat.

The fetch portion operates in the same way as the sequential portion, but the inclusion of the sequential block boosts the processor's performance.

Predict PC block capability will be sent to the retrieve register in the processor.v block after the Predict PC block is added.

New pc will be updated after each positive edge of the clock.


```
module fetch(clk,M_icode,W_icode,M_valA,W_valM,M_cnd,F_PC_in,F_stall,D_stall,D_bubble,D_icode,D_ifun,D_rA,D_rB,D_valC,D_valP,D_stat,F_PC_out);
input clk,M_cnd,F_stall,D_stall,D_bubble;
input [3:0] M_icode,W_icode;
input [63:0] M_valA,W_valM,F_PC_in;

reg [3:0] icode, ifun,ra,rb; //local values
    reg [63:0] PC,valC,valP;
    reg mem_err=0, instruct_err=0;
    reg [0:3] stat_code;
    reg [0:79] instruct;
    reg [7:0] inst_arr[0:1024];
```

The input for this block are the clock signal and M_icode, M_cnd, M valA, W_icode, W_valM which are present for the calculation of the next predicted PC i.e.output PC and input PC in which is used to calculate the values of the D_icode, D_ifun, D_rA, D_rB, D_valC, D stat and D valP.

Once the clock's positive edge is reached, the register is changed and the output for D icode, D ifun, D rA, D rB, D valC, D stat, and D valP is made accessible as a register output.

Decode and writeback:



Inputs
D_icode, D_ifun, D_rA, D rB, D_valC, D_stat, D_valP

Inputs for data forwarding :- e_dstE, e_valE, M_dstE, M_valE, M_dstM, m_valM, W_dstM, W_dstE, and W_valE are used in this.

Along with the earlier blocks, there are two more blocks in this. These blocks, which are represented by the Sel+Fwd A and Fwd B that directly provide the value for valA or valB from the execute, memory, or writeback stages, aid in the forwarding of data.

Data forwarding:

```
## What should be the A value?
int d valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == e dstE : e valE;
  # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
  # Forward valM from write back d srcA
== W dstM : W valM;
  # Forward valE from write back
   d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```

CODE:

```
// Forwarding A
if(D_icode==4'h7 | D_icode == 4'h8)
begin
    d_valA = D_valP;
end
else if(d_srcA==e_dstE & e_dstE!=4'hF)
begin
    d_valA = e_valE;
end
else if(d srcA==M dstM & M dstM!=4'hF)
begin
    d valA = m valM;
else if(d_srcA==W_dstM & W dstM!=4'hF)
begin
    d_valA = W_valM;
end
else if(d srcA==M dstE & M dstE!=4'hF)
begin
    d_valA = M_valE;
end
else if(d_srcA==W_dstE & W_dstE!=4'hF)
begin
    d_valA = W_valE;
end
```

```
// Forwarding B
if(d srcB==e dstE & e dstE!=4'hF)
begin
    d_valB = e_valE;
end
else if(d_srcB==M_dstM & M_dstM!=4'hF)
begin
    d_valB = m_valM;
end
else if(d_srcB==W_dstM & W_dstM!=4'hF)
begin
    d valB = W valM;
end
else if(d_srcB==M dstE & M_dstE!=4'hF)
begin
    d valB = M valE;
end
else if(d srcB==W dstE & W dstE!=4'hF)
begin
    d_valB = W_valE;
end
```

Execute:

When the inputs E_stat, E_ifun, E_icode, E_valA, E_valB, E_valC, E_dstE, and E_dstM are transmitted through this block, M_stat, M_icode, Cnd, M_valE, M_valA, M_dstE, M_dstM, and e_valE are computed as the outputs, similarly to how sequential computations would.

Based on the value of e Cnd, the value of e_dstE is determined, and it will either be E_dstE or an empty register. When a command

like halt is executed, W stat and m stat take caution to avoid changing the conditional codes.


Conditions for stall:

```
bool F stall =
     # Conditions for a load/use hazard
     E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB } ||
     # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool D stall =
     # Conditions for a load/use hazard
     E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
bool D bubble =
     # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
     # Stalling at fetch while ret passes through pipeline
      IRET in { D_icode, E_icode, M_icode };
bool E bubble =
     # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
     # Load/use hazard
     E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
```

Memory:

This stage functions similar to the Memory part of Sequential except the variables names renamed as

M_icode,M_ifun,M_dstE,M_dstM,M_valP,M_valA,M_valE;



Instruction set:

```
inst_arr[0]=8'h10; //nop
inst_arr[1]=8'h61; //subtraction
inst_arr[2]=8'h47; //ra and rb
inst_arr[3]=8'h23; //cmov
inst_arr[4]=8'h45; // ra=4 and rb=5
inst_arr[5]=8'h30; //irmovq
inst_arr[6]=8'hF1; //F and rB
inst_arr[7]=8'h00; //
inst_arr[8]=8'd00;
inst arr[9]=8'h00;
inst_arr[10]=8'h00;
inst_arr[11]=8'h00;
inst arr[12]=8'h00;
inst arr[13]=8'h00;
inst_arr[14]=8'd26;
inst arr[15]=8'h40; //rmmovq
inst_arr[16]=8'h65; //ra and rb
inst_arr[17]=8'h00; //
inst arr[18]=8'd00;
inst arr[19]=8'd00; //0 0
inst arr[20]=8'h00; //3 0
inst_arr[21]=8'h00; //F rB=7
inst_arr[22]=8'h00;
inst_arr[23]=8'h00;
inst_arr[24]=8'd5; //D value
inst_arr[25]=8'h50; //mrmovq
inst_arr[26]=8'h81;
                     // ra rb
```


```
inst_arr[24]=8'd5; //D value
inst_arr[25]=8'h50; //mrmovq
inst_arr[26]=8'h81; // ra rb
inst_arr[27]=8'h00;
inst_arr[28]=8'h00;
inst_arr[29]=8'd00;
inst_arr[30]=8'h00;
inst_arr[31]=8'h00;
inst arr[32]=8'h00;
inst arr[33]=8'h00;
inst_arr[34]=8'd6; //D=6
inst_arr[35]=8'h60; //OPq addition
inst_arr[36]=8'h23; //ra and rb
inst_arr[37]=8'h74; // Jump if equal
inst arr[38]=8'h00;
inst_arr[39]=8'h00;
inst_arr[40]=8'h00;
inst arr[41]=8'h00;
inst_arr[42]=8'h00;
inst_arr[43]=8'h00;
inst arr[44]=8'h00;
inst arr[45]=8'd48; //Jump to 48
inst_arr[46]=8'h60;
inst_arr[47]=8'h45;
inst_arr[48]=8'h32; //call
inst_arr[49]=8'h00;
inst_arr[50]=8'h00;
inst_arr[51]=8'h00;
inst_arr[52]=8'h00;
inst_arr[53]=8'h00;
inst_arr[54]=8'h00;
inst_arr[55]=8'h00;
```

```
inst_arr[40]=8'h00;
inst_arr[41]=8'h00;
inst_arr[42]=8'h00;
inst_arr[43]=8'h00;
inst_arr[44]=8'h00;
inst_arr[45]=8'd48; //Jump to 48
inst_arr[46]=8'h60;
inst_arr[47]=8'h45;
inst_arr[48]=8'h32; //call
inst_arr[49]=8'h00;
inst_arr[50]=8'h00;
inst_arr[51]=8'h00;
inst_arr[52]=8'h00;
inst_arr[53]=8'h00;
inst_arr[54]=8'h00;
inst_arr[55]=8'h00;
inst_arr[56]=8'd58; //goto 58
inst_arr[57]=8'h10;
inst_arr[58]=8'hA0; //pushq
inst_arr[59]=8'h6F; //ra and F
inst_arr[60]=8'hB0; //popq
inst_arr[61]=8'h5F; //ra and F
inst_arr[62]=8'h00; //halt
```


Final output:

	/vertlog/Pipeline\$ vvp run			
VCD info: dumpfile pr F_PC_in= x, e_valE=	ocessor.vcd opened for output. 0 F_PC_out= x	1 D_tcode= x, tfun= x,E_tcode= x, M_tcode= x , W_tcode= x ,D_rA= x,D_rB= x, m_valM=	0, M_valA=	x ,D_valC=
F_PC_in= x, e_valE=	1 F_PC_out=	3 D_tcode= 1, tfun= 0,E_tcode= x, M_tcode= x , W_tcode= x ,D_rA= x,D_rB= x, m_valM=	0, M_valA=	x ,D_valC=
F_PC_in= x, e_valE=	3 F_PC_out= x	5 D_tcode= 6, tfun= 1,E_tcode= 1, M_tcode= x , W_tcode= x ,D_rA= 4,D_rB= 7, m_valM=	0, M_valA=	x ,D_valC=
F_PC_in= x, e_valE=	5 F_PC_out= 3	15 D_icode= 2, ifun= 3,E_icode= 6, M_icode= 1 , W_icode= x ,D_rA= 4,D_rB= 5, m_valM=	0, M_valA=	x ,D_valC=
F_PC_in= 26, e_valE=	15 F_PC_out= 4	25 D_icode= 3, ifun= 0,E_icode= 2, M_icode= 6 , W_icode= 1 ,D_rA=15,D_rB= 1, m_valM=	0, M_valA=	4 ,D_valC=
F_PC_in= S, e_valE=	25 F_PC_out= 26	35 D_tcode= 4, tfun= 0,E_tcode= 3, M_tcode= 2 , W_tcode= 6 ,D_rA= 6,D_rB= 5, m_valM=	0, M_valA=	4 ,D_valC=
F_PC_in= 6, e_valE=	35 F_PC_out= 10	37 D_tcode= 5, tfun= 0,E_tcode= 4, M_tcode= 3 , W_tcode= 2 ,D_rA= 8,D_rB= 1, M_valM=	0, M_valA=	4 ,D_valC=
F_PC_in= 6, e_valE=	37 F_PC_out= 16	48 D_tcode= 6, tfun= 0,E_tcode= 5, M_tcode= 4 , W_tcode= 3 ,D_rA= 2,D_rB= 3, m_valM=	6, M_valA=	6 ,D_valC=
F_PC_in= 48, e_valE=	48 F_PC_out= 5	58 D_tcode= 7, tfun= 4,E_tcode= 6, M_tcode= 5 , W_tcode= 4 ,D_rA= 2,D_rB= 3, m_valM=	16, M_valA=	6 ,D_valC=
*******	***** D_bubble and E_bubble****			
F_PC_in= 14864, e_valE=	58 F_PC_out= 5	60 D_icode= 3, ifun= 2,E_icode= 7, M_icode= 6 , W_icode= 5 ,D_rA= 0,D_rB= 0, m_valM=	16, M_valA=	2 ,D_valC=
F_PC_in= 14864, e_valE=	60 F_PC_out= 14864	62 D_icode=10, ifun= 0,E_icode= 3, M_icode= 7 , W_icode= 6 ,D_rA= 6,D_rB=15, m_valM=	16, M_valA=	46 ,D_valC=
F_PC_in= 14864, e_valE=	62 F_PC_out= 3	62 D_tcode=11, ifun= 0,E_tcode=10, M_tcode= 3 , W_tcode= 7 ,D_rA= 5,D_rB=15, m_valM=	16, M_valA=	46 ,D_valC=
F_PC_in= 14864, e_valE=	62 F_PC_out= 4	62 D_icode= 0, ifun= 0,E_icode=11, M_icode=10 , W_icode= 3 ,D_rA= 5,D_rB=15, m_valM=	6, M_valA=	6 ,D_valC=
F_PC_in= 14864, e_valE=	62 F_PC_out= 4	62 D_icode= 0, ifun= 0,E_icode= 0, M_icode=11 , W_icode=10 ,D_rA= 5,D_rB=15, m_valM=	6, M_valA=	3 ,D_valC=
F_PC_in= 14864, e_valE=	62 F_PC_out= 4	62 D_tcode= 0, tfun= 0,E_tcode= 0, M_tcode= 0 , W_tcode=11 ,D_rA= 5,D_rB=15, m_valM=	6, M_valA=	3 ,D_valC=
******	Halting ****************			
F_PC_in= 14864, e_valE=	62 F_PC_out=	62 D_tcode= 0, tfun= 0,E_tcode= 0, M_tcode= 0 , W_tcode= 0 ,D_rA= 5,D_rB=15, m_valM=	6, M_valA=	3 ,D_valC=

GTKwave - pipeline




GTKwave sequential



HAZARDS


Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage


Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal

Control for Return



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

Control for Misprediction



Condition	F	D	ш	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

Hazard control

Challenges faced

- 1) Implementing control logic for this pipelined processor was challenging.
- 2) Data forwarding was challenging in pipeline implementation.
- 3) Working of call and return was challenging.