Университет ИТМО

Лабораторная работа №3 «Расширение возможностей учебного процессорного ядра schoolRISCV»

по дисциплине: Функциональная схемотехника

Вариант: LRU

Выполнили: Кузнецов Даниил

Баянов Равиль

Группа: Р3334

Преподаватель:

Кустарев Павел Валерьевич Васильев Сергей Михайлович

Санкт-Петербург

Содержание

Содержание	
Задание	
Описание алгоритма работы устройства	
Микро-архитектурная диаграмма	
Тестовое окружение	
Результат тестирования	
Программа для тестирования	
Выводы	

Задание

В лабораторной работе вам предлагается разобраться во внутреннем устройстве простейшего процессорного ядра архитектуры RISC-V. Результатом изучения микроархитектуры процессорного ядра и системы команд RISC-V станут ваши функциональные и нефункциональные модификации ядра.

Основное задание:

- 1. Модифицировать процессорное ядро, в соответствии с вашим вариантом;
- 2. Подготовить тестовое окружение системного уровня и убедиться в корректности вашей реализации путём запуска симуляционных тестов.

3.

Примечание:

При непосредственном описании ваших модификаций в коде проекта запрещено использовать не синтезируемые конструкции и арифметические операции, отличныеот сложения и вычитания (то есть, умножение, деление и возведение в степень реализуйте сами посредством описания любого, понравившегося вам, алгоритма). Однако, в тестовом окружении использовать не синтезируемые конструкции и всевозможные арифметические операции можно (и даже нужно).


Описание алгоритма работы устройства

Команды, использованные из спецификаций Risc-V для добавления очереди, реализованной в предыдущей лабораторной работе:

push xN – загрузка данных из регистра xN в буффер.

рор xN – загрузка данных из буффера по индексу, хранящемся в xN в индекс хранящийся в xN.

Микроархитектурная диаграмма



Тестовое окружение

```
2. * schoolRISCV - small RISC-V CPU

4. * originally based on Sarah L. Harris MIPS CPU
5. * & schoolMIPS project
6. *

7. * Copyright(c) 2017-2020 Stanislav Zhelnio
8. *
                             Aleksandr Romanov
9. */
10.
11. `timescale 1 ns / 100 ps
12.
13. `include "sr_cpu.vh"
14.
15. `ifndef SIMULATION_CYCLES
16. define SIMULATION_CYCLES 120
17. `endif
18.
19. module sm_testbench;
20.
        // simulation options
22.
        parameter Tt = 20;
23.
24.
                   clk;
        reg
       reg
                 rst_n;
      reg [ 4:0] regAddr;
26.
27.
       wire
                  cpuClk;
28.
       // ***** DUT start ***************
29.
30.
31.
        sm_top sm_top
32.
           .clkIn ( clk
.rst_n ( rst_n
33.
34.
35.
           .clkDivide ( 4'b0
36.
           .clkEnable ( 1'b1
37.
           .clk ( cpuClk
.regAddr ( 5'b0
38.
            .regData
39.
40.
      );
41.
42.
        defparam sm_top.sm_clk_divider.bypass = 1;
43.
        // **** DUT end **************
44
45.
46. `ifdef ICARUS
47.
       //iverilog memory dump init workaround
48.
        initial $dumpvars;
49.
        genvar k;
        for (k = 0; k < 32; k = k + 1) begin
50.
           initial $dumpvars(0, sm_top.sm_cpu.rf.rf[k]);
51.
52.
        end
53. `endif
54.
55.
        // simulation init
        initial begin
56.
           clk = 0;
57.
58.
            forever clk = #(Tt/2) ~clk;
59.
        end
60.
        initial begin
61.
           rst_n = 0;
62.
63.
            repeat (4) @(posedge clk);
64.
           rst_n = 1;
65.
66.
67.
       task disasmInstr;
68.
69.
            reg [ 6:0] cmdOp;
70.
            reg [ 4:0] rd;
```

```
reg [ 2:0] cmdF3;
71.
72.
             reg [ 4:0] rs1;
73.
             reg [ 4:0] rs2;
74.
             reg [ 6:0] cmdF7;
75.
             reg [31:0] immI;
76.
             reg signed [31:0] immB;
77.
             reg [31:0] immU;
78.
79.
         begin
80.
             cmdOp = sm_top.sm_cpu.cmdOp;
81.
             rd
                   = sm_top.sm_cpu.rd;
82.
             cmdF3 = sm_top.sm_cpu.cmdF3;
83.
             rs1
                   = sm_top.sm_cpu.rs1;
                  = sm_top.sm_cpu.rs2;
84
             rs2
             cmdF7 = sm_top.sm_cpu.cmdF7;
85.
86.
             immI = sm_top.sm_cpu.immI;
87.
             immB = sm_top.sm_cpu.immB;
88.
             immU = sm_top.sm_cpu.immU;
89.
                       ");
90.
             $write("
91.
             casez( { cmdF7, cmdF3, cmdOp } )
92.
                                                           $write ("new/unknown");
                 default :
                                            `RVOP_ADD } : $write ("add $%1d, $%1d, $%1d", rd, rs1,
                 { `RVF7_ADD,
                               `RVF3_ADD,
93.
rs2);
                 { `RVF7_OR,
                                            `RVOP_OR
                                `RVF3_OR,
                                                       } : $write ("or
                                                                           $%1d, $%1d, $%1d", rd, rs1,
94.
rs2);
                 { `RVF7_SRL,
                               `RVF3_SRL,
                                            `RVOP_SRL } : $write ("srl
                                                                           $%1d, $%1d, $%1d", rd, rs1,
95.
rs2);
96.
                 { `RVF7_SLTU, `RVF3_SLTU, `RVOP_SLTU } : $write ("sltu $%1d, $%1d, $%1d", rd, rs1,
rs2);
97.
                 { `RVF7_SUB,
                                `RVF3_SUB,
                                            `RVOP_SUB } : $write ("sub
                                                                           $%1d, $%1d, $%1d", rd, rs1,
rs2);
98.
                 { `RVF7_ANY,
                               `RVF3_ADDI, `RVOP_ADDI } : $write ("addi $%1d, $%1d, 0x%8h",rd, rs1,
99.
immI);
                 { `RVF7_ANY,
                                `RVF3_ANY,
                                            `RVOP_LUI } : $write ("lui
                                                                           $%1d, 0x%8h",
100.
                                                                                               rd, immU);
101.
102.
                 { `RVF7_ANY,
                                `RVF3_BEQ,
                                            `RVOP_BEQ } : $write ("beq
                                                                           $%1d, $%1d, 0x%8h (%1d)", rs1,
rs2, immB, immB);
103.
                   `RVF7_ANY,
                                `RVF3_BNE,
                                            `RVOP_BNE } : $write ("bne
                                                                           $%1d, $%1d, 0x%8h (%1d)", rs1,
rs2, immB, immB);
104.
                 { `RVF7_ANY, `RVF3_PUSH,
                                           `RVOP_PUSH } : $write ("push
                                                                           $%1d, $%1d, $%1d", rd, rs1,
105.
rs2);
                 { `RVF7_ANY, `RVF3_POP, `RVOP_POP } : $write ("pop $%1d, $%1d, $%1d", rd, rs1,
106.
rs2);
107.
             endcase
108.
         end
109.
         endtask
110.
111.
112.
         //simulation debug output
113.
         integer cycle; initial cycle = 0;
114.
         integer i;
115.
116.
         always @ (posedge clk)
117.
         begin
             $write ("%5d pc = %2h instr = %h a0 = %1d",
118.
119.
                       cycle, sm_top.sm_cpu.pc, sm_top.sm_cpu.instr, sm_top.sm_cpu.rf.rf[10]);
120.
121.
             disasmInstr();
122.
             $write("\n");
123.
124.
125.
             $write ("LRU Buffer contents:\n");
             for (i = 0; i < 8; i = i + 1) begin
126.
127.
                 \ write ("Cache[%0d] = %d\n", i, sm_top.sm_cpu.buffer.cache_data[i]);
128.
129.
             $write ("CPU Registers:\n");
130.
131.
             for (i = 0; i < 32; i = i + 1) begin
                 $write ("reg[%0d] = %d ", i, sm_top.sm_cpu.regData[i]);
132.
133.
                 if ((i + 1) \% 8 == 0) begin
                     $write ("\n");
134.
135.
                 end
```

```
136.
             end
137.
             $write("\n");
138.
139.
             cycle = cycle + 1;
140.
141.
             if (cycle > `SIMULATION_CYCLES)
142.
143.
             begin
144.
                 cycle = 0;
                 $display ("Timeout");
145.
146.
                 $stop;
             end
147.
148.
        end
149
150. endmodule
151.
```

sr_cpu.vh:

```
2. * schoolRISCV - small RISC-V CPU
 4. * originally based on Sarah L. Harris MIPS CPU
                              & schoolMIPS project
 5.
 6.
 7. * Copyright(c) 2017-2020 Stanislav Zhelnio
 8. *
                                    Aleksandr Romanov
 9.
     */
10.
11. //ALU commands
12. `define ALU_ADD
                             3'b000
13. `define ALU_OR
14. `define ALU_SRL
15. `define ALU_SLTU
                             3'b001
                             3'b010
                             3'b011
16. `define ALU_SUB
                            3'b100
17.
18. // instruction opcode
19. `define RVOP_ADDI 7'b0010011
20. `define RVOP BEQ
                            7'b1100011
21. `define RVOP_LUI 7'b0110111
22. `define RVOP_BNE 7'b1100011
23. `define RVOP_ADD 7'b0110011
24. `define RVOP_OR
                           7'b0110011
25. `define RVOP_SRL
                            7'b0110011
26. `define RVOP_SLTU
27. `define RVOP_SUB
                           7'b0110011
                             7'b0110011
28.
29. `define RVOP_PUSH
                            7'b1100110
30. `define RVOP_POP
                             7'b1100110
31.
32. // instruction funct3
33. `define RVF3_ADDI 3'b000
34. `define RVF3_BEQ 3'b000
35. `define RVF3_BNE
36. `define RVF3_ADD
37. `define RVF3_OR
                            3'b001
                             3'b000
                             3'b110
38. `define RVF3_SRL
                             3'b101
39. `define RVF3_SLTU
                             3'b011
40. `define RVF3_SUB
41. `define RVF3_ANY
                             3'b000
                             3'b???
42.
43. `define RVF3_PUSH
                             3'b000
44. `define RVF3_POP
                             3'b001
45.
46. // instruction funct7
47. `define RVF7_ADD 7'b0000000
48. `define RVF7_OR
                             7'b0000000
49. `define RVF7_SRL
50. `define RVF7_SLTU
51. `define RVF7_SUB
                             7'b0000000
                             7'b0000000
                             7'b0100000
52. `define RVF7_ANY
                             7'b???????
53.
```

```
1. /*
 2. * schoolRISCV - small RISC-V CPU
3. *
 4. * originally based on Sarah L. Harris MIPS CPU
 5.
                         & schoolMIPS project
 6.
     * Copyright(c) 2017-2020 Stanislav Zhelnio
7.
8. *
                              Aleksandr Romanov
9. */
10.
11. `include "sr_cpu.vh"
12.
13. module sr_cpu
14. (
15.
        input
                        clk,
                                     // clock
                                     // reset
16.
        input
                        rst_n,
17.
        input
                [ 4:0] regAddr,
                                     // debug access reg address
        output [31:0] regData,
18.
                                     // debug access reg data
19.
                [31:0] imAddr,
                                    // instruction memory address
        output
                [31:0] imData
                                    // instruction memory data
20.
        input
21.);
22.
        //control wires
23.
        wire
                    aluZero;
24.
        wire
                    pcSrc;
25.
        wire
                    regWrite;
26.
        wire
                    aluSrc;
27.
        wire [1:0] wdSrc;
28.
        wire [2:0] aluControl;
29.
30.
        //instruction decode wires
31.
        wire [ 6:0] cmdOp;
32.
        wire [ 4:0] rd;
        wire [ 2:0] cmdF3;
33.
        wire [ 4:0] rs1;
34.
35.
        wire [ 4:0] rs2;
36.
        wire [ 6:0] cmdF7;
37.
        wire [31:0] immI;
38.
        wire [31:0] immB;
39.
        wire [31:0] immU;
40.
41.
        //program counter
42.
        wire [31:0] pc;
43.
        wire [31:0] pcBranch = pc + immB;
44.
        wire [31:0] pcPlus4 = pc + 4;
45.
        wire [31:0] pcNext = pcSrc ? pcBranch : pcPlus4;
46.
        sm_register r_pc(clk ,rst_n, pcNext, pc);
47.
48.
        //program memory access
49.
        assign imAddr = pc >> 2;
50.
        wire [31:0] instr = imData;
51.
52.
        //instruction decode
53.
        sr_decode id (
54.
            .instr
                         (instr
55.
            .cmdOp
                         ( cmdOp
56.
            .rd
                         (rd
57.
            .cmdF3
                         ( cmdF3
58.
            .rs1
                         ( rs1
59.
            .rs2
                         ( rs2
60.
            .cmdF7
                         ( cmdF7
61.
            .immI
                         ( immI
            .immB
62.
                         ( immB
            .immU
63.
                         ( immU
64.
65.
66.
        //register file
67.
        wire [31:0] rd0;
68.
        wire [31:0] rd1;
69.
        wire [31:0] rd2;
70.
        wire [31:0] wd3;
71.
        sm_register_file rf (
72.
```

```
.clk
 73.
                          ( clk
 74.
              .a0
                          ( regAddr
                                          ),
 75.
             .a1
                            rs1
 76.
              .a2
                            rs2
 77.
              .a3
                          (rd
 78.
              .rd0
                          ( rd0
 79.
              .rd1
                            rd1
 80.
              .rd2
                            rd2
 81.
              .wd3
                            wd3
                                          ),
 82.
                                          )
              .we3
                          ( regWrite
 83.
 84.
 85.
         //debug register access
         assign regData = (regAddr != 0) ? rd0 : pc;
 86.
 87.
 88.
         //alu
 89.
         wire [31:0] srcB = aluSrc ? immI : rd2;
 90.
         wire [31:0] aluResult;
 91.
 92.
         sr_alu alu (
 93.
                          ( rd1
             .srcA
                                          ),
 94.
              .srcB
                            srcB
 95.
                          ( aluControl
              .oper
                                          ),
                                          ),
 96.
                          ( aluZero
              .zero
97.
                          ( aluResult
              .result
                                          )
98.
         );
99.
100.
         // Buffer Logic
101.
         wire [15:0] buffer_out_data;
102.
103.
         assign wd3 =
             wdSrc == 2'b01 ? immU :
104.
105.
             wdSrc == 2'b00 ? aluResult:
106.
             buffer_out_data;
107.
         wire buffer_in_valid;
108.
109.
         wire buffer_out_ready;
110.
111.
         //control
112.
         sr_control sm_control (
113.
                          ( cmdOp
             .cmdOp
114.
             .cmdF3
                          ( cmdF3
115.
             .cmdF7
                          ( cmdF7
116.
              .aluZero
                          ( aluZero
117.
              .pcSrc
                            pcSrc
118.
                          ( regWrite
             .regWrite
119.
              .aluSrc
                          ( aluSrc
120.
              .wdSrc
                          ( wdSrc
              .aluControl ( aluControl
121.
122.
              .buffer_in_valid ( buffer_in_valid ),
123.
              .buffer_out_ready ( buffer_out_ready )
124.
         );
125.
         // LRU Buffer
126.
127.
128.
         wire in_ready;
129.
         wire out_valid;
130.
         LRU Buffer #(
131.
              .CACHE SIZE(8),
132.
133.
              .DATA SIZE(16)
134.
         ) buffer (
135.
             .clk(clk),
136.
              .reset(rst_n),
137.
              .in_valid(buffer_in_valid),
              .in_data(aluResult[15:0]),
138.
139.
              .in_ready(in_ready),
140.
              .out data(buffer out data),
141.
              .out_ready(buffer_out_ready),
142.
              .out_valid(out_valid),
143.
              .access_index(aluResult[2:0])
144.
         );
145.
146. endmodule
```

```
148. module sr_decode
149. (
150.
                     [31:0] instr,
         input
151.
                     [ 6:0] cmdOp,
         output
152.
         output
                     [ 4:0] rd,
153.
         output
                     [ 2:0] cmdF3,
154.
         output
                     [ 4:0] rs1,
155.
                     [ 4:0] rs2,
         output
156.
         output
                     [ 6:0] cmdF7,
157.
         output reg [31:0] immI,
158.
         output reg [31:0] immB,
159.
         output reg [31:0] immU
160.);
         assign cmdOp = instr[ 6: 0];
161.
162.
         assign rd
                     = instr[11: 7];
         assign cmdF3 = instr[14:12];
163.
         assign rs1 = instr[19:15];
assign rs2 = instr[24:20];
164.
165.
         assign cmdF7 = instr[31:25];
166.
167.
168.
         // I-immediate
169.
         always @ (*) begin
             immI[10: 0] = instr[30:20];
170.
171.
              immI[31:11] = { 21 {instr[31]} };
172.
         end
173.
         // B-immediate
174.
175.
         always @ (*) begin
176.
              immB[
                       0] = 1'b0;
177.
              immB[ 4: 1] = instr[11:8];
178.
              immB[10: 5] = instr[30:25];
             immB[ 11] = instr[7];
179.
180.
              immB[31:12] = { 20 {instr[31]} };
181.
         end
182.
         // U-immediate
183.
         always @ (*) begin
184.
185.
             immU[11: 0] = 12'b0;
186.
              immU[31:12] = instr[31:12];
187.
         end
188.
189. endmodule
190.
191. module sr_control
192. (
193.
                    [ 6:0] cmdOp,
         input
194.
         input
                    [ 2:0] cmdF3,
195.
                    [ 6:0] cmdF7,
         input
196.
         input
                           aluZero,
197.
         output
                           pcSrc,
198.
         output reg
                           regWrite,
199.
         output reg
                           aluSrc,
200.
         output reg [1:0] wdSrc,
201.
         output reg [2:0] aluControl,
202.
203.
         output reg buffer_in_valid,
204.
         output reg buffer_out_ready
205.);
206.
                       branch;
         reg
207.
                       condZero;
         reg
208.
         assign pcSrc = branch & (aluZero == condZero);
209.
         always @ (*) begin
210.
211.
             branch
                          = 1'b0;
                          = 1'b0;
212.
             {\tt condZero}
213.
                          = 1'b0;
             regWrite
                          = 1'b0;
214.
             aluSrc
                          = 2'b00;
215.
             wdSrc
             aluControl = `ALU_ADD;
216.
217. //
               buffer_in_valid = 1'b0;
218. //
               buffer_out_ready = 1'b0;
219.
220.
             casez( {cmdF7, cmdF3, cmdOp} )
                                            `RVOP_ADD } : begin regWrite = 1'b1; aluControl = `ALU_ADD;
221.
                  { `RVF7_ADD, `RVF3_ADD,
```

```
222.
                 { `RVF7_OR,
                                `RVF3 OR,
                                            `RVOP OR
                                                       } : begin regWrite = 1'b1; aluControl = `ALU_OR;
end
                               `RVF3_SRL,
223.
                 { `RVF7_SRL,
                                            `RVOP_SRL } : begin regWrite = 1'b1; aluControl = `ALU_SRL;
end
                 { `RVF7_SLTU, `RVF3_SLTU, `RVOP_SLTU } : begin regWrite = 1'b1; aluControl = `ALU_SLTU;
224.
end
                               `RVF3_SUB,
                                           `RVOP_SUB } : begin regWrite = 1'b1; aluControl = `ALU_SUB;
225.
                 { `RVF7_SUB,
end
226.
                 { `RVF7_ANY,
                                `RVF3_ADDI, `RVOP_ADDI } : begin regWrite = 1'b1; aluSrc = 1'b1;
227.
aluControl = `ALU_ADD; end
228.
                 { `RVF7_ANY,
                                `RVF3_ANY,
                                            `RVOP_LUI } : begin regWrite = 1'b1; wdSrc = 2'b01; end
229.
                 { `RVF7_ANY,
                                `RVF3_BEQ,
                                            `RVOP_BEQ } : begin branch = 1'b1; condZero = 1'b1;
230.
aluControl = `ALU SUB; end
                               `RVF3_BNE,
                                            `RVOP_BNE } : begin branch = 1'b1; aluControl = `ALU_SUB; end
                 { `RVF7_ANY,
231.
232.
                 { `RVF7_ANY, `RVF3_PUSH,
                                           `RVOP_PUSH } :
233.
234.
                 begin
235.
                     buffer_in_valid = 1'b1;
236.
237.
                 { `RVF7_ANY, `RVF3_POP, `RVOP_POP } :
238.
239.
                 begin
240.
                     buffer_out_ready = 1'b1;
241.
                     wdSrc = 2'b10;
                     regWrite = 1'b1;
242.
243.
                 end
244.
             endcase
245.
         end
246. endmodule
247.
248. module sr_alu
249. (
250.
         input [31:0] srcA,
251.
               [31:0] srcB,
         input
252.
         input [ 2:0] oper,
253.
         output
                       zero,
254.
         output reg [31:0] result
255.);
         always @ (*) begin
256.
257.
             case (oper)
258.
                 default
                           : result = srcA + srcB;
259.
                  `ALU_ADD : result = srcA + srcB;
                 `ALU_OR
                           : result = srcA | srcB;
260.
                 `ALU_SRL : result = srcA >> srcB [4:0];
261.
262.
                 `ALU_SLTU : result = (srcA < srcB) ? 1 : 0;
263.
                 `ALU SUB : result = srcA - srcB;
264.
             endcase
265.
         end
266.
267.
         assign zero
                      = (result == 0);
268. endmodule
269.
270. module sm_register_file
271. (
272.
         input
                       clk,
                [ 4:0] a0,
273.
         input
274.
         input
                [ 4:0] a1,
                [ 4:0] a2,
275.
         input
                [ 4:0] a3,
276.
         input
277.
         output [31:0] rd0,
         output [31:0] rd1,
278.
279.
         output [31:0] rd2,
280.
         input [31:0] wd3,
281.
         input
                       we3
282.);
283.
         reg [31:0] rf [31:0];
284.
285.
         assign rd0 = (a0 != 0) ? rf [a0] : 32'b0;
         assign rd1 = (a1 != 0) ? rf [a1] : 32'b0;
286.
         assign rd2 = (a2 != 0) ? rf [a2] : 32'b0;
287.
288.
289.
         always @ (posedge clk)
290.
             if(we3) rf [a3] <= wd3;
```

```
291. endmodule
292.
```

Результат тестирования

```
0 pc = 00 instr = 00000513 a0 = 0
                                               addi $10, $0, 0x00000000
2. LRU Buffer contents:
3. Cache[0] =
4. Cache[1] =
                   0
5. Cache[2] =
                   0
6. Cache[3] =
                   0
7. Cache[4] =
8. Cache[5] =
9. Cache[6] =
10. Cache[7] =
11. CPU Registers:
12. reg[0] = 0 reg[1] = 0 reg[2] = 0 reg[3] = 0 reg[4] = 0 reg[5] = 0 reg[6] = 0 reg[7] = 0
13. reg[8] = 0 reg[9] = 0 reg[10] = 0 reg[11] = 0 reg[12] = 0 reg[13] = 0 reg[14] = 0 reg[15] = 0
14. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
15. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
16.
        1 pc = 04 instr = 000000523
                                      a0 = 0 addi $1, $0, 0x00000001
18. LRU Buffer contents:
19. Cache[0] =
20. Cache[1] =
                   0
21. Cache[2] =
                   0
22. Cache[3] =
23. Cache[4] =
24. Cache[5] =
25. Cache[6] =
26. Cache[7] =
27. CPU Registers:
28. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 0 \ reg[3] = 0 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
29. reg[8] = 0 \ reg[9] = 0 \ reg[10] = 0 \ reg[11] = 0 \ reg[12] = 0 \ reg[13] = 0 \ reg[14] = 0 \ reg[15] = 0
30. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
31. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
        2 pc = 08 instr = 000000521 a0 = 0 addi $2, $0, 0x00000002
33.
34. LRU Buffer contents:
35. Cache[0] =
36. Cache[1] =
                   0
37. Cache[2] =
                   0
38. Cache[3] =
39. Cache[4] =
40. Cache[5] =
                   0
41. Cache[6] =
42. Cache[7] =
43. CPU Registers:
44. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 2 \ reg[3] = 0 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
45. reg[8] = 0 reg[9] = 0 reg[10] = 0 reg[11] = 0 reg[12] = 0 reg[13] = 0 reg[14] = 0 reg[15] = 0
46. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
47. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
48.
        3 pc = 0c instr = 00000032 a0 = 0 addi $3, $0, 0x00000003
49.
50. LRU Buffer contents:
51. Cache[0] =
                   0
52. Cache[1] =
                   0
53. Cache[2] =
54. Cache[3] =
55. Cache[4] =
                   0
56. Cache[5] =
57. Cache[6] =
58. Cache[7] =
59. CPU Registers:
60. reg[0] = 0 reg[1] = 1 reg[2] = 2 reg[3] = 3 reg[4] = 0 reg[5] = 0 reg[6] = 0 reg[7] = 0
61. reg[8] = 0 reg[9] = 0 reg[10] = 0 reg[11] = 0 reg[12] = 0 reg[13] = 0 reg[14] = 0 reg[15] = 0
62. reg[16] = 0 \ reg[17] = 0 \ reg[18] = 0 \ reg[19] = 0 \ reg[20] = 0 \ reg[21] = 0 \ reg[22] = 0 \ reg[23] = 0
63. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
```

```
64.
         4 pc = 10 instr = 000000432
                                                    push $1, $0, $0
                                           a\theta = \theta
 66. LRU Buffer contents:
 67. Cache[0] =
 68. Cache[1] =
                     0
 69. Cache[2] =
 70. Cache[3] =
                     0
                     0
 71. Cache[4] =
 72. Cache[5] =
 73. Cache[6] =
 74. Cache[7] =
 75. CPU Registers:
76. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 2 \ reg[3] = 3 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
77. reg[8] = 0 \ reg[9] = 0 \ reg[10] = 0 \ reg[11] = 0 \ reg[12] = 0 \ reg[13] = 0 \ reg[14] = 0 \ reg[15] = 0
 78. reg[16] = 0 \ reg[17] = 0 \ reg[18] = 0 \ reg[19] = 0 \ reg[20] = 0 \ reg[21] = 0 \ reg[22] = 0 \ reg[23] = 0
 79. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
 80.
          5 pc = 14 instr = 000000e6 a0 = 0 push
 81.
                                                          $2, $0, $0
 82. LRU Buffer contents:
 83. Cache[0] =
 84. Cache[1] =
                     2
 85. Cache[2] =
 86. Cache[3] =
 87. Cache[4] =
 88. Cache[5] =
 89. Cache[6] =
 90. Cache[7] =
 91. CPU Registers:
 92. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 2 \ reg[3] = 3 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
 93. reg[8] = 0 \ reg[9] = 0 \ reg[10] = 0 \ reg[11] = 0 \ reg[12] = 0 \ reg[13] = 0 \ reg[14] = 0 \ reg[15] = 0
 94. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
 95. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
         6 pc = 18 instr = 000000e6
                                                           $3, $0, $0
                                        a0 = 0
 97.
                                                   push
 98. LRU Buffer contents:
 99. Cache[0] =
100. Cache[1] =
101. Cache[2] =
                     3
102. Cache[3] =
                     0
103. Cache[4] =
104. Cache[5] =
105. Cache[6] =
106. Cache[7] =
107. CPU Registers:
108. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 2 \ reg[3] = 3 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
109. reg[8] = 0 reg[9] = 0 reg[10] = 0 reg[11] = 0 reg[12] = 0 reg[13] = 0 reg[14] = 0 reg[15] = 0
110. reg[16] = 0 \ reg[17] = 0 \ reg[18] = 0 \ reg[19] = 0 \ reg[20] = 0 \ reg[21] = 0 \ reg[22] = 0 \ reg[23] = 0
111. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
112.
         7 pc = 1c instr = 00000513 a0 = 0 addi $10, $0, 0x00000001
113.
114. LRU Buffer contents:
115. Cache[0] =
116. Cache[1] =
117. Cache[2] =
118. Cache[3] =
119. Cache[4] =
120. Cache[5] =
121. Cache[6] =
122. Cache[7] =
123. CPU Registers:
124. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 2 \ reg[3] = 3 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
125. reg[8] = 0 reg[9] = 0 reg[10] = 1 reg[11] = 0 reg[12] = 0 reg[13] = 0 reg[14] = 0 reg[15] = 0
126. reg[16] = 0 \ reg[17] = 0 \ reg[18] = 0 \ reg[19] = 0 \ reg[20] = 0 \ reg[21] = 0 \ reg[22] = 0 \ reg[23] = 0
127. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
128.
          8 pc = 20 instr = 00000513 a0 = 0 addi $11, $0, 0x00000002
129.
130. LRU Buffer contents:
131. Cache[0] =
132. Cache[1] =
133. Cache[2] =
                     3
134. Cache[3] =
135. Cache[4] =
136. Cache[5] =
                     0
137. Cache[6] =
138. Cache[7] =
```

```
139. CPU Registers:
140. reg[0] = 0 reg[1] = 1 reg[2] = 2 reg[3] = 3 reg[4] = 0 reg[5] = 0 reg[6] = 0 reg[7] = 0
141. reg[8] = 0 reg[9] = 0 reg[10] = 1 reg[11] = 2 reg[12] = 0 reg[13] = 0 reg[14] = 0 reg[15] = 0
142. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
143. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
145.
         9 pc = 24 instr = 00000513 a0 = 0 addi $12, $0, 0x00000003
146. LRU Buffer contents:
147. Cache[0] =
148. Cache[1] =
149. Cache[2] =
150. Cache[3] =
                     0
151. Cache[4] =
152. Cache[5] =
153. Cache[6] =
154. Cache[7] =
155. CPU Registers:
156. reg[0] = 0 reg[1] = 1 reg[2] = 2 reg[3] = 3 reg[4] = 0 reg[5] = 0 reg[6] = 0 reg[7] = 0
157. reg[8] = 0 \ reg[9] = 0 \ reg[10] = 1 \ reg[11] = 2 \ reg[12] = 3 \ reg[13] = 0 \ reg[14] = 0 \ reg[15] = 0
158. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
159. reg[24] = 0 \ reg[25] = 0 \ reg[26] = 0 \ reg[27] = 0 \ reg[28] = 0 \ reg[29] = 0 \ reg[30] = 0 \ reg[31] = 0
         10 pc = 28 instr = 000000e6 a0 = 0 pop
161.
                                                        $10, $0, $0
162. LRU Buffer contents:
163. Cache[0] =
164. Cache[1] =
165. Cache[2] =
166. Cache[3] =
167. Cache[4] =
168. Cache[5] =
169. Cache[6] =
170. Cache[7] =
171. CPU Registers:
172. reg[0] = 0 reg[1] = 1 reg[2] = 2 reg[3] = 3 reg[4] = 0 reg[5] = 0 reg[6] = 0 reg[7] = 0
173. reg[8] = 0 reg[9] = 0 reg[10] = 1 reg[11] = 2 reg[12] = 3 reg[13] = 0 reg[14] = 0 reg[15] = 0
174. reg[16] = 0 reg[17] = 0 reg[18] = 0 reg[19] = 0 reg[20] = 0 reg[21] = 0 reg[22] = 0 reg[23] = 0
175. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
176.
177.
         11 pc = 2c instr = 000000e6 a0 = 0 pop
                                                         $11, $0, $0
178. LRU Buffer contents:
179. Cache[0] =
180. Cache[1] =
181. Cache[2] =
                     3
182. Cache[3] =
183. Cache[4] =
184. Cache[5] =
185. Cache[6] =
186. Cache[7] =
187. CPU Registers:
188. reg[0] = 0 \ reg[1] = 1 \ reg[2] = 2 \ reg[3] = 3 \ reg[4] = 0 \ reg[5] = 0 \ reg[6] = 0 \ reg[7] = 0
189. reg[8] = 0 reg[9] = 0 reg[10] = 1 reg[11] = 2 reg[12] = 3 reg[13] = 0 reg[14] = 0 reg[15] = 0
190. reg[16] = 0 \ reg[17] = 0 \ reg[18] = 0 \ reg[19] = 0 \ reg[20] = 0 \ reg[21] = 0 \ reg[22] = 0 \ reg[23] = 0
191. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
192.
193.
         12 pc = 30 instr = 000000e6
                                         a0 = 0
                                                  pop
                                                         $12, $0, $0
194. LRU Buffer contents:
195. Cache[0] =
196. Cache[1] =
                     2
197. Cache[2] =
198. Cache[3] =
199. Cache[4] =
                     0
200. Cache[5] =
201. Cache[6] =
202. Cache[7] =
203. CPU Registers:
204. reg[0] = 0 reg[1] = 1 reg[2] = 2 reg[3] = 3 reg[4] = 0 reg[5] = 0 reg[6] = 0 reg[7] = 0 205. reg[8] = 0 reg[9] = 0 reg[10] = 1 reg[11] = 2 reg[12] = 3 reg[13] = 0 reg[14] = 0 reg[15] = 0
206. reg[16] = 0 \ reg[17] = 0 \ reg[18] = 0 \ reg[19] = 0 \ reg[20] = 0 \ reg[21] = 0 \ reg[22] = 0 \ reg[23] = 0
207. reg[24] = 0 reg[25] = 0 reg[26] = 0 reg[27] = 0 reg[28] = 0 reg[29] = 0 reg[30] = 0 reg[31] = 0
208.
```

Программа для тестирования

```
1. program.hex
2.
3. 0x00000533
4. 0x00000527
5. 0x00000521
6. 0x000006e
7. 0x00208033
8. 0x00033013
9. 0x00013013
10. 0x00023013
11. 0x00033013
12.
```

Выводы

В ходе лабораторной работы нам удалось познакомиться с упрощённой архитектурой RISC-V на практике, а также самим оценить её преимущества над х86 – в частности преимущество более компактного представления команд и их формата. Также нам удалось получить практический опыт в её совершенствовании – мы полностью разобрались как работает instruction fetch, data path, control unit и смогли реализовать собственные команды. На собственном примере мы убедились в том, как структура такого процессора сложна. Добавление двух новых команд заставило нас проводить поэтапное тестирование кода и тщательное изучение ядра. Но всё же у нас получилось внедрить аккуратно без колоссальных изменений встраиваемый блок буффера и выполнить данную лабораторную работу.