


What is ES? :-



جہاں اتھے

Computing System

Input → Processor → Output

تنقسم ایس نو میں

General Purpose Computer

کامپیوٹر کا پیش کیا گیا  
حاجہ

Specific Purpose

single purpose

خوبی داری  
بسیار

E-S

Constraints


E-S Challenges

power cost speed / time size

How to make E-S?

System on Board

کامپیوٹر کا پیش کیا گیا



System on chip

IC


	S-F	S-OC	
Size	↑ أكبر	↓ أهل	✓
Cost	↑ أهل	↓ أرخص	✓
Power Consumption	↑ جيد أثقل جذع Power consumption	↓ جيد أقل	✓
Performance exp. time	Same	Same	
Configurability	✓	X (Built in)	

\* Mezet el S-F :-

System II Configurability غير ملحوظة  
(أعد الملام) modified

يمكن إزالة الذاكرة  
وتحل محلها

\* What is IC? → Integrated circuit



→ VLSI → very large scale Integrated circuit → millions of transistors


عشرات الملايين

NAND بيكير



\* Moore's law - cost of transistor halved every two years  
 doubling value كل دو تريليون كل دو تريليون

\* MPU → micro Processor unit



bit What is the difference between

MPU      سرعة      MCUs → Computing sys

micro Process      is      micro controller

unit

mem

MCUs  
(high perf)

Arithmetic  
logic unit

دعا

MPU

mem

T/S

SS-O-C

CPU

Secondary Processor

graph



Control unit

Reg - files


ذرا

ذرا

ذرا



## Processor مكون من ٣ جهات





أول يوم في جام

1- Gate pitch

2- decode

3- execute

Instruction life cycle




Ins. الـ ٥ ملخص

جـ ١ Decoding جـ ٢ إخراج

١ Ins. Set


٢ Ins. Format



R-Registers في ذاكرة تابع في \*


Register

Note:- Assembly (الغلاف) → C (الغلاف)  
M-P (الغلاف) is language (الغلاف)  
Instruction format (الغلاف) of C (الغلاف)



Protocols

## ISA :- Inst. Set Architecture



RISC (Sw↑)

Reduce inst.

Set Computing (↓) مجموعات  
اوامر دو

CISC (Sw↓)

Complex Inst.

Set Computing (↑) مجموعات اولیه دو

Compiler (sw)

decode → J-D [Decoder]

Hard Wires

(logic gates)

J-KP Out/P

(مخرج)

(RISC)

memory mapped → (Search)

(الامر يُطلب) Search

→ set

Instructions

operations

CISC

ES - Challenges, RISC

Size	$ID \uparrow$ <small>أكبر</small>	$ID \downarrow$ <small>أبسط</small>	$Alu \uparrow$ <small>كثير</small>
	$Alu \downarrow$ <small>أقل</small>		
Cost	$SW \uparrow$	$SW \downarrow$	$HW \uparrow$
	$HW \downarrow$	$\approx$	$HW \uparrow$
Performance	$SW \leftarrow$ <small>(+)</small>	$SW$	$Search$
	$HW \leftarrow$	$HW$	
Power	$Alu \downarrow$	$Alu \uparrow$	
Consumption	$IDP$	$IDP$	

(The same)

Instructions uses ALU \*

## ② Register Files

MP  $\rightarrow$  Alu  
in      R-F

General  $\rightarrow$  Register

P.R

Data Store

(temp.)

Specific P/R

↓  
( Specific Purpose )

## Special Function Registers:

① PC → next inst.

Program  
Counter

② SP → Stack Pointer

آخر مدخلات  
طريق خروج  
Data (ا)

Stack (ا)

Stack  
جسس  
memory (ا)  
آخر خروج

memory (ا)

③ Acc (Accumulator) → دخون (Result)  
(البعد (Result))

④ IR → Inst-Reg (يسخن (Inst))

to Fetch (إلى سخن Inst)

(memory (ا)

⑤ PSW → Process Status Word

Flags (Pointer)

آخر عملية حصل

Alu (أ)

و يمكن X يغير ال Flag في حالة X

Jumping (ا)

exit

## \*Memory :-

$8 \text{ bit} = 1 \text{ byte}$




$$\begin{matrix} \text{C} \\ \text{=} \end{matrix} \quad \begin{matrix} \text{D} \\ \text{=} \end{matrix}$$

\* Access time  $\rightarrow$   $\uparrow$   $\Rightarrow$  memory

(Read - write)

→ Basic memory element  $\rightarrow$  Register (R/W)

(D)



memory  $\downarrow$  goes to

① Capacity (size)  $\downarrow$  16 bit

② Speed (Access time)

③ Organization

Address lines  $\downarrow$   
 $\Rightarrow$  256, 512

## Memory

Volatile

VRam

صتابير

data دار  
لوك

Power

non-Volatile

VRom

Hybrid

mix

RAM

ROM

① Volatile  $\rightarrow$  RAM (Random Access memory)  
(RWM)

RAM

SRAM

static

DRAM

 $\rightarrow$  Dynamic  
الديناميكية

Capacitor

Simple Mosfet بسيط موسفط


\* Based on Capacitor

CPU يدخل صيغة

DCPU

Ref

Priority



Refreshment

Circuit

جتاج

## DRAM:- Advantages

- ① Simple Hardware
- ② low cost per bit
- ③ high density (size↑)
- ④ low Power cons. (Mosfet) power

E-S

⇒ SRAM (Static) faster & more

(Based on transistors)

bit → flip flop

min - 6 transistor

(high cost per bit) takes ↗

\* Cache memory

fast access

(Parallel memory)

<del>E.S</del> costly	SRAM	DRAM
size	↓ fast	↑ slow
Cost	↑	↓
Performance	↑ fast	↓ slow
Power consumption	↓	↑ less refreshment circuit

lec 2:-Non-Volatile  $\rightarrow$  ROM Read only (Program memory)  
memory unitsData access time ROM ↑

Code II


↓ slow

RAM II is slow


ROM  $\rightarrow$  Based on FG - Mosfet

gate oxide layer  $\rightarrow$  floating Gate  $\rightarrow$  Programming (+) (-)  
 state state

Erasing state (1) (+)



RUM → (MP)  
processor      RAM + Batteries



One Time Programmable ROM اون تايم بروگرامبل روم  
 محرق (Burn) حس تو نال (Burn In)  
 مسح (Erase) ایزرو (Erase)  
 OTP → one time  
 (one time program)  
 افظاع (Affliction)  
 (عیسیوس) (Jesus)  
 (عیسیوس) (Jesus)

② P-RoM → Programmable Rom

```

graph LR
    User[User Code] --> OTP[OTP]
    OTP --> ROM[ROM]
    ROM --> BIOS[Bios Chip]
    
```

The diagram illustrates the flow of data from user code to an OTP chip, which then programs a ROM chip. The ROM chip is connected to a Bios Chip, which is part of the basic input output system (BIOS) on the motherboard.

### ③ EPROM → Erasable Programmable ROM


العنوان - (UV)

Adv → ① Grasable

Dis → ① Noise, Radiation

② Non-Volatile

Corruption



### E<sup>2</sup> PROM

① Electrical  
Erasable  
Programmable ROM

② Electrical  
Erasable  
Programmable ROM

تقدير تكاليف  
Read and Write  
cycles

### ③ Byte-Access

#### ④ high Cost Per bit

E<sup>2</sup> PROM

internal

external

NV-RAM

- SRAM  
+ Battery

Flash  
E<sup>2</sup> PROM

- Access sector (faster)  
by sector (block)  
access

- SRAM  
+ E<sup>2</sup>P-Rom  
Endurance (long)  
low cost  
per bit  
small  
Battery

النحوية

النحوية = المفهوم

SRAM

fast access

E<sup>2</sup> PROM


Jedid L69

E<sup>2</sup> PROM  
سرد


# Cache Memory $\rightarrow$ SRAM

static

high cost per bit



MP4

Faster  $\rightarrow$  Level 1 cache $\downarrow$   $\rightarrow$  Level 2 cache $\downarrow$  slower  $\rightarrow$  Level 3 cache

\* Cache Coherence

أو حمل إلى

غير صحيح

Consistency Controller

RAM II هي Two Cache II هي دليل لكن \*

يسعى حالياً بمحظى كل

مراعي في دليل R و Register

Address لـ L1 &amp; data لـ L2

فـ L1 هو دليل

من محتاج آخر


Address L1

Address bug

RAM || Cache || main memory

memory || core

→ شرقي ايثر MP || Core if need to do



مقدار الاراء اي ممكن احمد

Hit ratio


\* Hit ratio =  $\frac{\text{no. Hits}}{\text{Total}}$

(Hit + miss)

FPU = Floating Point Unit


الايجار = عاليه و فلت رقم ارجام و ترتيب \*

MC



Performance

\*MPU :- memory Protection unit



Hardware circuit

\_ranges RAM

RTOS → Task

\*MMU :- Memory management unit


8G لـ APP 1G لـ RAM 1G لـ Virtual Address MMU 1G لـ Physical Address


\*Address Bus → uni-direction

MP





\*Data Bus → Bi-direction

\*Control Bus → 4 lines (Active low)





Architectures



Address bus حادثة كل \*

الخاص بـ

C-language

Assembly instruction

Compiler

مترجم

RAM

Load/Store

Assembly ROM


instructions

Read/Write


## I/O (Harvard)




memory  
mapped



Port mapped  
L/S      R/W




Von-Neumann



↓  
Bus-set ①      Bus-set ②  
I/O اکٹ مارٹن  
میڈیا طریقہ

① C-language → Load/Store      ③ Assembly → IN/out

→ Pipe line  $\rightarrow$  المسار  
cycle بول تسلسلي



- \* Von-ne → Can't Support Pipe line  $\rightarrow$  جملة مقصورة
- \* Harvard  $\rightarrow$  Support Pipe line  $\rightarrow$  فتحة دفع
- $\Rightarrow$ 儲存 at the same time

- \* Risc  $\rightarrow$  Can Support Pipe line (one clock cycle)
- \* cisc  $\rightarrow$  Can't support Pipeline

Inst.  $\rightarrow$  Assembly

Inst.

MIPS  $\rightarrow$  Millions instruction  
Per sec

$f$   
end


↓  
dependency

Clock

MC  $\rightarrow$  nibbit  
 $\rightarrow$  Data bus

$$f = \frac{1}{T}$$

Square Wave





Risc  $\rightarrow$  1 inst  $\rightarrow$  1 cycle

If  $f = 8 \text{ MHz} \rightarrow 8 \text{ MIPS}$

# Clock System

Electrical

RC - oscillator



- ① Ceramic Resonator
- ② Crystal oscillator

RC	Ceramic Resonator	Crystal oscillator
Cost ↓ (−)	~ in between	↑ (+) cost
Accuracy ↓	~ in between	↑ (+)
Settling time ↑ (−) الوقت المدخر ↑ (−) الوقت المدخر ↓ (−) clock time ↓ (−)	in between	↑ (+) وقت انتقال ↑ (−)

RC

Ceramic

Resonator

Crystal

oscillation

أدى  
لـ  
وجود  
الاسترداد  
الآن

لـ  
مكثف

RC II

Vib. APP. لـ

Noise

Immunity

ratio

Temp

معنـى  
رسـالة  
الـ Temp

أعلىـ دعـمـيـةـ الـ مـوـجـاتـ

Vibration

Vib. II لـ الـ اـ سـ لـ اـ مـ كـ دـ

Vib. II لـ الـ اـ سـ لـ اـ مـ كـ دـ

Electric

EMI

magnetic

Interference

(waves)

Vibration

إـ قـاـمـةـ  
سـتـانـدـارـتـ  
أـ يـدـيـهـ  
Electro  
magnetic  
wave

(+) ↑ اـ سـ لـ اـ عـالـيـ

(-) ↑

↑ (-)

↑ (-)


↑ (+)

↓

↓

Lec 3:-

Connect



give device


Range of  
Addressess

ex device (GPIO)


Range Addresser

Base + off-set


Add




off set ← Registers

output  
Data  
RegisterTechnical Specs  
التفاصيل  
البيانات

Specs  $\xrightarrow{\text{Memory Map}}$  TRM



Ex:-



① Pointer  $\rightarrow$  DR

Direction Register

I(O/P)

GPIOPm

high

(Activehigh)

② (Base + offset)


② Pointer  $\rightarrow$  ODR  $\rightarrow$  I (H)

out Port  
Data Register


Transaction → Address

↓  
bytes → data

→ size



## \*Bus Bridges:-



Using numeric memory Address directly

\* define GPIO\_ODR [Base + offset]

Void main()

{  
    GPIO\_Pointer     Jedid

    GPIO\_ODR )

    Volatile     (Uint32\_t\*)     GPIO\_3DR ) |= (1<<16);

    Pointer     Jedid

reference  
of pointer


{  
    Jedid

for optimization

∴ Registers is Volatile كلام يعني \*

لأن كل دخل على Pin يغير

hardware



Pointer  
Base + offset

define(GPIO\_ODR /\*(Volatile uint32)\*/)

PAGE  
DATE

casting  
address to pointer

Void main()

{

\*GPIO\_ODR |= (1<<15);

}

[3] define GPIO\_ODR /\*(Volatile uint32)\*/

GPIO\_ODR |= (1<<15);

Hardware  
→ Port ←

two types

Master

Slave

initiate SSI

transaction

Protocol  
type bus

Axi

AHB AHB

CPI


design

Transaction

Write →

(Add, data, size)

Read (Add, data, size)



AXI Bus

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S

M S