## 2022 Digital IC Design Homework 3

NAME	趙泓瑞		esign Homew		
Student ID	E14071025				
Simulation Result					
Functional	Pass	Pass	Gate-level	Pass	Pass
simulation	(encoder)	(decoder)	simulation	(encoder)	(decoder)
(your pre-sim result) encoder/decoder			(your post-sim result) encoder/decoder		
img0			img0		
decoder			decoder		
# == Decoding string "080808" # cycle 007ff, expect 0, get 0 >> Pass # cycle 00800, expect 8, get 8 >> Pass # cycle 00801, expect 0, get 0 >> Pass # cycle 00802, expect 8, get 8 >> Pass # cycle 00803, expect 0, get 0 >> Pass # cycle 00804, expect 0, get 0 >> Pass # cycle 00804, expect 8, get 8 >> Pass #			# cycle 007f8, expect 8, get 8 >> Pass cycle 007f9, expect 0, get 0 >> Pass cycle 007f9, expect 8, get 8 >> Pass cycle 007f9, expect 0, get 0 >> Pass cycle 007f9, expect 0, get 0 >> Pass cycle 007f6, expect 0, get 0 >> Pass cycle 007f6, expect 0, get 0 >> Pass cycle 007f6, expect 0, get 0 >> Pass cycle 007f9, expect 0, get 0 >> Pass cycle 007f9, expect 0, get 0 >> Pass cycle 00800, expect 0, get 0 >> Pass cycle 008		
encoder			# Time: 61590 ns Iteration: 1 Instance: /testfixture_decoder # 1		
# cycle 12d19, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d2b, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d3d, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d4f, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d61, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d73, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d85, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d87, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12da9, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12ddb, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12ddb, expect(7,6,\$) , get(7,6,\$) >> Pass # cycle 12ddb, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12da9, expect(7,7,8) , get(7,7,8) >> P			# cycle 12cd1, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12ce3, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12cf5, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d07, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d19, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d2b, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d2d, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d3d, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d4f, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d4f, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d4f, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d473, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12d85, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12da9, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12da9, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12ddb, expect(7,7,8) , get(7,7,8) >> Pass # cycle 12ddb, expect(7,6,6) , get(7,6,\$) >> Pass # cycle 12ddb, expect(7,6,\$) , get(7,7,8) >> Pass # cycle 12ddb, expect(7,7,8) , get(7,7,8) , g		
(your <b>pre-sim</b> result) encoder/decoder			(your <b>post-sim</b> result) encoder/decoder		
img1		img1			
decoder     cycle 007fe, expect 4, get 4 >> Pass     == Decoding string "e8"     cycle 007ff, expect e, get e >> Pass     cycle 00801, expect 8, get 8 >> Pass     cycle 00801, expect 8, get 8 >> Pass     cycle 00802, expect 4, get f >> Pass     cycle 00803, expect f, get f >> Pass     cycle 00803, expect f, get f >> Pass     cycle 00804, expect 6, get 6 >> Pass     cycle 00804, expect 6, get 6 >> Pass     cycle 00804, expect 6, get 6 >> Pass     cycle 1293a, expect(0,0,6), get(0,0,6) >> Pass     cycle 1297e, expect(0,0,6), get(0,0,6) >> Pass     cycle 12960, expect(0,0,6), get(0,0,6) >> Pass     cycle 12960, expect(0,0,6), get(0,0,6) >> Pass     cycle 1297e,			decoder    cycle 007fb, expect e, get e >> Fass     == Decoding string "d"     cycle 007fc, expect d, get d >> Fass     == Decoding string "f4"     cycle 007fd, expect f, get f >> Fass     cycle 007ff, expect f, get f >> Fass     cycle 00800, expect f, get f >> Fass     cycle 00800, expect f, get f >> Fass     cycle 00801, expect f, get f >> Fass     cycle 00801, expect f, get f >> Fass     cycle 00801, expect f, get f >> Fass     cycle 00803, expect f, get f >> Fass     cycle 00804, expect f, get f >> Fass     cycle 00806,		

```
# cycle 128ae, expect(5,1,4) , get(5,1,4) >> Pass # cycle 128f8, expect(5,1,8) , get(5,1,8) >> Pass # cycle 1293a, expect(3,2,f) , get(3,2,f) >> Pass # cycle 1294e, expect(0,0,6) , get(0,0,6) >> Pass # cycle 129c0, expect(0,0,6) , get(0,0,6) >> Pass # cycle 129c0, expect(0,0,6) , get(0,0,c) >> Pass
                                                                                                                                           (your pre-sim result) encoder/decoder
                                                                                                                                               (your post-sim result) encoder/decoder
                                                         img2
                                                                                                                                                                                                       img2
                                                    decoder
                                                                                                                                                                                                   decoder
                                                                                                                                              cycle 007fa, expect 7, get 7 >> Pass cycle 007fb, expect d, get d >> Pass cycle 007fb, expect d, get d >> Pass cycle 007fc, expect 7, get 7 >> Pass cycle 007fd, expect d, get d >> Pass cycle 007fe, expect 7, get 7 >> Pass == Decoding string "d7d7d7" cycle 007ff, expect d, get d >> Pass cycle 00000, expect 7, get 7 >> Pass cycle 00000, expect 7, get 7 >> Pass cycle 00001, expect d, get d >> Pass cycle 00001, expect d, get d >> Pass cycle 00003, expect d, get d >> Pass cycle 00003, expect 7, get 7 >> Pass cycle 00003, expect 7, get 7 >> Pass cycle 00004, expect 7, get 7 >> Pass cycle 00004, expect 7, get 7 >> Pass
 # cycle 007fd, expect d, get d >> Pass
      cycle 007fe, expect 7, get 7 >> Pass
== Decoding string "d7d7d7"
  # cycle 00801, expect d, get d >> Pass
# cycle 00800, expect 7, get 7 >> Pass
# cycle 00801, expect d, get d >> Pass
# cycle 00802, expect 7, get 7 >> Pass
  # cycle 00803, expect d, get d >> Pass
  # cycle 00804, expect 7, get 7 >> Pass
                                                                                                                                                ----- Decoding finished, ALL PASS -----
       ----- Decoding finished, ALL PASS -----
                                                                                                                                               encoder
                                                                                                                                                                                                  encoder
                                                                                                                                          # cycle 05acb, expect(1,7,6) , get(1,7,6) >> Pass # cycle 05b15, expect(7,5,7) , get(7,5,7) >> Pass # cycle 05b25, expect(7,7,7) , get(7,7,7) >> Pass # cycle 05b78, expect(1,3,6) , get(1,3,6) >> Pass # cycle 05b40, expect(5,5,7) , get(5,5,7) >> Pass # cycle 05b40, expect(5,7,6) , get(5,7,6) >> Pass # cycle 05b42, expect(7,7,7) , get(7,7,7) >> Pass # cycle 05b00, expect(7,7,7) , get(7,7,7) >> Pass # cycle 05c04, expect(7,6,0) , get(7,6,0) >> Pass # cycle 05c04, expect(7,6,0) , get(7,6,0) >> Pass
       # cycle 05a68, expect(7,77) , get(7,77) >> Pass

# cycle 05a68, expect(7,5,6) , get(7,5,6) >> Pass

# cycle 05ab2, expect(17,5,6) , get(1,7,6) >> Pass

# cycle 05b15, expect(7,57) , get(7,5,7) >> Pass

# cycle 05b25, expect(7,77) , get(7,77) >> Pass

# cycle 05b25, expect(7,77) , get(7,77) >> Pass

# cycle 05b40, expect(13,6) , get(13,6) >> Pass


# cycle 05b40, expect(5,5,7) , get(5,7,6) >> Pass

# cycle 05b02, expect(5,7,6) , get(7,7,7) >> Pass

# cycle 05b02, expect(7,7,7) , get(7,7,7) >> Pass

# cycle 05b04, expect(7,7,7) , get(7,7,7) >> Pass

# cycle 05c04, expect(7,6,6) , get(7,6,6) >> Pass
                                                                                                                                           # ----- Encoding finished, ALL PASS -----
        # ** Note: $finish : C:/Users/88697/Desktop/test/tb_Enco
# Time: 706710 ns Iteration: 1 Instance: /testfixture_
                                     Synthesis Result
                                                                                                                                                                encoder
                                                                                                                                                                                                                                        decoder
                                                                                                                                                                                                                        90
Total logic elements
                                                                                                                                           50,124
Total memory bit
                                                                                                                                           0
                                                                                                                                                                                                                        0
                                                                                                                                           0
                                                                                                                                                                                                                        0
Embedded multiplier 9-bit element
                                                                                                                                           2318280(ns)
Simulation time img0
                                                                                                                                                                                                                        61590(ns)
Simulation time img1
                                                                                                                                           2286750 (ns)
                                                                                                                                                                                                                        61620(ns)
Simulation time img2
                                                                                                                                           706710 (ns)
                                                                                                                                                                                                                         61590(ns)
```



**Description of your design** 

Encoder 的部分,我一共開了 7 個狀態。分別代表 reset、storing data 、 matching 和 2 個 encoding 已及一個 shifting 和 finish。matching 過程中由 match\_len 由 7 一路降低至 0。如果是 0,那 offset 也一定是 0!直到遇到\$才 結束。

Decoder 的部分。我是針對每一個 output 寫電路。所以很反常的沒用到狀態機。由於每一個正緣就要輸出值。所以根據 code\_pos 位置來給值。最後再位移塞入 char nxt。直到最後\$結束解碼。

在合成 encoder 時遇到很多 error。來源於我不良好的寫法。所以也體會良多。從同樣 reg 寫到同一個 block 裡。或是 case 要寫滿等等,最後終於合成出來了。

期中 30 而且電路合成還遇到一堆 latch 修了好像又沒效。真的會很懷疑自我。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element)$