
AiM Simulator Summary

***Intelligent System
Laboratory***

AiM Simulator CMDs

❑ Deep Learning CMDs

- Simulator의 CMD와 JSSCC의 CMD는 구성이 약간 다르다
- Simulator의 CMDs

TABLE I NEWLY DEFINED DEDICATED DL CMD SET		
Type	CMD	Description
Bank Activation	ACT4, ACT16	Activate four/sixteen banks in parallel
	ACTAF4, ACTAF16	Activate rows storing activation function LUTs in four/sixteen banks parallel
Compute	MACSB, MAC4B, MACAB	Perform MAC in one/four/sixteen banks in parallel
	AF	Compute activation function in all banks
	EWMUL	Perform element-wise multiplication
Data	RDCP	Copy data from a bank to global buffer
	WRCP	Copy data from global buffer to a bank
	WRGB	Write to global buffer
	RDMAC	Read from MAC result register
	RDAF	Read from activation function result register
	WRBIAS	Write bias to MAC result register
	WRBK	Write to all activated banks in parallel

[GDDR6 based AiM paper의 Table]

유형	명령어	세부 사항
AiM	WR_SBK [GPR_0] [channel_mask] [bank] [row]	GPR에서 256b를 Single Bank로 Write
AiM	WR_ABK [GPR_0] [channel_mask] [row]	GPR에서 256b를 16개 Bank로 Write
AiM	WR_GB [opsize] [GPR_0] [channel_mask]	GPR에서 256b를 GB로 Write
AiM	WR_BIAS [GPR_0] [channel_mask]	GPR에서 256b를 16개 Bank의 16b MAC Reg로 Write
AiM	RD_MAC/RD_AF [GPR_0] [channel_mask]	16개 Bank의 16b MAC/AF Reg에서 256b를 GPR로 Read
AiM	RD_SBK [GPR_0] [channel_mask] [bank] [row]	Single Bank에서 256b를 GPR로 Write
AiM	COPY_BKGB [opsize] [channel_mask] [bank] [row]	16개 Bank에서 256b를 GB로 Copy
AiM	COPY_GBBK [opsize] [channel_mask] [bank] [row]	GB에서 256b를 16개 Bank로 Copy
AiM	MAC_SBK [opsize] [channel_mask] [bank] [row]	Single Bank에서 256b MAC 수행
AiM	MAC_ABK [opsize] [channel_mask] [row]	모든 Bank에서 256b MAC 수행

AiM Simulator CMDs

❑ Deep Learning CMDs

- Simulator의 CMD와 논문의 CMD는 구성이 약간 다르다
- Simulator의 CMDs

TABLE I NEWLY DEFINED DEDICATED DL CMD SET		
Type	CMD	Description
Bank Activation	ACT4, ACT16	Activate four/sixteen banks in parallel
	ACTAF4, ACTAF16	Activate rows storing activation function LUTs in four/sixteen banks parallel
Compute	MACSB, MAC4B, MACAB	Perform MAC in one/four/sixteen banks in parallel
	AF	Compute activation function in all banks
	EWMUL	Perform element-wise multiplication
Data	RDCP	Copy data from a bank to global buffer
	WRCP	Copy data from global buffer to a bank
	WRGB	Write to global buffer
	RDMAC	Read from MAC result register
	RDAF	Read from activation function result register
	WRBIAS	Write bias to MAC result register
	WRBK	Write to all activated banks in parallel

[GDDR6 based AiM paper의 Table]

유형	명령어	세부 사항
AiM	AF [channel_mask]	모든 Bank에서 Activation Func 수행
AiM	EWMUL [opsize] [channel_mask] [row]	4개 Bank에서 Elementwise Mult 수행
AiM	EWADD [opsize] [GPR_0] [GPR_1]	GPR을 사용한 Elementwise Add 수행
AiM	SYNC	ISR 명령어 간의 Barrier
AiM	EOC	계산 종료, 시뮬레이션 종료
W	MEM [channel_id] [bank] [row]	Bank에 대한 기존 Write 접근
R	MEM [channel_id] [bank] [row]	Bank로부터의 기존 Read 접근
W	GPR [GPR_0]	GPR에 256b Write
R	GPR [GPR_0]	GPR로부터 256b Read
W	CFR [CFR_0] [data]	Data를 이용해 CFR 구성

AiM Simulator Example Trace

□ 기본으로 주어진 all_isr.trace를 분석

```
1. # AiM [opcode] [opsize] [GPR_id_0] [GPR_id_1] [channel_mask] [bank_id] [row_id]
2. # R/W GPR [GPR_id]
3. # R/W CFR "[CFR_id {0: broadcast 1: EWUL_bg 2: afm}]" [data]
4. # R/W MEM [channel_id] [bank_id] [row_id]
5. # Access granularity [GPR: BURST bytes] [CFR: 2 bytes] [MEM: Burst bytes] where BURST = 32 bytes
6.
7. # Regular write to row [8-11] in bank [2] of channels [0-3]
8. # R/W MEM [channel_id] [bank_id] [row_id]
9. W MEM 0 2 8
10. W MEM 1 2 9
11. W MEM 2 2 10
12. W MEM 3 2 11
13.
14. # Writing to GPR [0-1] for bank data
15. # R/W GPR [GPR_id]
16. W GPR 0
17. W GPR 1
18.
19. # Writing to GPR [2-3] for global buffer data
20. # R/W GPR [GPR_id]
21. W GPR 2
22. W GPR 3
23.
24. # Writing to GPR [4-7] for bias data
25. # R/W GPR [GPR_id]
26. W GPR 4
27. W GPR 5
28. W GPR 6
29. W GPR 7
30.
31. # "Write [2-data = 512 bits] from GPR[0 1] to channels [0-3] bank [0] row [0] (channel mask must only specify 1 channel)"
32. # AiM [opcode] [GPR_id_0] [channel_mask] [bank_id] [row_id]
33. AiM WR_SBK 0 1 0 0
34. AiM WR_SBK 0 2 0 0
35. AiM WR_SBK 0 4 0 0
36. AiM WR_SBK 0 8 0 0
37. AiM WR_SBK 1 1 0 0
38. AiM WR_SBK 1 2 0 0
39. AiM WR_SBK 1 4 0 0
40. AiM WR_SBK 1 8 0 0
41.
42. # "Write [2-data = 512 bits] from GPR[2 3] to channels [0-3] global buffers"
43. # AiM [opcode] [opsize] [GPR_id_0] [channel_mask]
44. AiM WR_GB 2 2 15
45.
46. # Write [4-data = 1024 bits] from GPR[4-7] to channels [0-3] * 16 MAC accumulators
47. # AiM [opcode] [GPR_id_0] [channel_mask]
48. AiM WR_BIAS 4 15
49.
```

- Simul이기에, Data는 따로 주고 받지 않고, Address만 이용합니다.

1. **Memory Write** - R/W MEM [channel_id] [bank_id] [row_id]

- W MEM 0 2 8 : Regular write to row[8] in bank[2] of channel[0]

2. **GPR Write** - R/W GPR [GPR_id]

- W GPR 0 : Writing 256bit to GPR[0] (GPR: General Purpose Register)

3. **BANK Write** - AiM [opcode] [GPR_id_0] [channel_mask] [bank_id] [row_id]

- AiM WR_SBK 0 1 0 0 : Write 256bit from GPR[0] to channel[0] bank[0] row[0]

4. **GB Write** - AiM [opcode] [opsize] [GPR_id_0] [channel_mask]

- AiM WR_GB 2 2 15 :

Write [2-data = 512 bits] from GPR[2-3] to channels [0-3] global buffers

- opsize는 가져올 data 크기를 조절
- opsize = 2이면, 256b data 2개 (= 512b) 가져옴
- GPR은 1개 당 256b 저장 가능
- 512b 가져오려면 GPR id: 2부터 시작해 GPR id: 3까지 이용해야 함
- channel mask: 15 = 32'b0000_1111이므로 channel 0~3을 의미

4. **16개 BANK의 16b MAC Reg에 Write** - AiM [opcode] [GPR_id_0] [channel_mask]

- AiM WR_BIAS 4 15 :

Write [4-data = 1024 bits] from GPR[4-7] to channels [0-3] * 16 MAC accumulators

AiM Simulator Example Trace

□ 기본으로 주어진 all_isr.trace를 분석

```
50. # set CFR[mr13.broadcast at address 0x0010] to 1 (MAC from global buffer)
51. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
52. W CFR 0 1
53.
54. # MAC operation between 2 columns of all banks in channels [0-3] with 2 columns of global buffer
55. # AiM [opcode] [opsize] [channel_mask] [row_id]
56. AiM MAC_ABK 2 15 0
57.
58. # set CFR[mr13.broadcast at address 0x0010] to 0 (MAC from next bank)
59. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
60. W CFR 0 0
61.
62. # MAC operation between 2 columns of half of the banks in channels [0-3] with 2 columns of the next banks
63. # AiM [opcode] [opsize] [channel_mask] [row_id]
64. AiM MAC_ABK 2 15 0
65.
66. # set CFR[mr13.broadcast at address 0x0010] to 1 (MAC from global buffer)
67. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
68. W CFR 0 1
69.
70. # MAC operation between 2 columns of bank [0] in channels [0-3] with 2 columns of global buffer
71. # AiM [opcode] [opsize] [channel_mask] [bank_id] [row_id]
72. AiM MAC_SBK 2 15 0 0
73.
74. # set CFR[mr13.broadcast at address 0x0010] to 0 (MAC from next bank)
75. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
76. W CFR 0 0
77.
78. # MAC operation between 2 columns of bank [0] in channels [0-3] with 2 columns of the next banks
79. # AiM [opcode] [opsize] [channel_mask] [bank_id] [row_id]
80. AiM MAC_SBK 2 15 0 0
81.
82. # set CFR[mr14.ewmul_bg at address 0x0018] to 1 (EWMUL only 1 bankgroup)
83. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
84. W CFR 1 1
85.
86. # "ELMUL operation between 1 bank group 2 columns of channels [0-3] with 2 columns of the next banks"
87. # AiM [opcode] [opsize] [channel_mask] [row_id]
88. AiM EWMUL 2 15 0
89.
90. # set CFR[mr14.ewmul_bg at address 0x0018] to 0 (EWMUL in all bankgroups)
91. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
92. W CFR 1 0
93.
94. # "ELMUL operation between all bank groups 2 columns of channels [0-3] with 2 columns of the next banks"
95. # AiM [opcode] [opsize] [channel_mask] [row_id]
96. AiM EWMUL 2 15 0
97.
98. # set CFR[mr13.afm at address 0x001C] to 1 (AF number 1)
99. # R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]
100. W CFR 2 1
```

5. **set CFR** - R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]

- W CFR 0 1 : set CFR[0] to **1** (= MAC from **global buffer**)

6. **MAC Operation** - AiM [opcode] [opsize] [channel_mask] [row_id]

- AiM MAC_ABK 2 15 0 :

MAC : (2 columns of all banks in channels [0-3]) x (2 columns of global buffer)

7. **set CFR** - R/W CFR "[CFR_id (0: broadcast 1: EWUL_bg 2: afm)]" [data]

- W CFR 0 0 : set CFR[0] to **0** (= MAC from **next bank**)

8. **MAC Operation** - AiM [opcode] [opsize] [channel_mask] [row_id]

- AiM MAC_ABK 2 15 0 :

MAC : (2 columns of half banks in channels [0-3]) x (2 columns of the next banks)

9.

AiM Simulator Example Trace

□ 기본으로 주어진 all_isr.trace를 분석

```
101.
102. # AF operation in all banks of channels [0-3]
103. # AiM [opcode] [channel_mask]
104. AiM AF 15
105.
106. # Reading MAC accumulators of all banks of channels [0-3] to GPRs[8-11]
107. # AiM [opcode] [GPR_id_0] [channel_mask]
108. AiM RD_MAC 8 15
109.
110. # Reading AF results of all banks of channels [0-3] to GPRs[12-15]
111. # AiM [opcode] [GPR_id_0] [channel_mask]
112. AiM RD_AF 12 15
113.
114. # ELADD operation between GPRs[8-11] and GPRs[12-15]
115. # AiM [opcode] [opsize] [GPR_id_0] [GPR_id_1]
116. AiM EWADD 4 8 12
117.
118. # Copying 2 columns from bank 0 row 0 to global buffers in channels [0-3]
119. # AiM [opcode] [opsize] [channel_mask] [bank_id] [row_id]
120. AiM COPY_BKGB 2 15 0 0
121.
122. # Copying 2 columns from global buffers to bank 0 row 0 in channels [0-3]
123. # AiM [opcode] [opsize] [channel_mask] [bank_id] [row_id]
124. AiM COPY_GBBK 2 15 0 0
125.
126. # Read [2-data = 512 bits] from channels [0-3] bank [0] row [0] to GPR[20-27] (channel mask must only specify 1 channel)
127. # AiM [opcode] [GPR_id_0] [channel_mask] [bank_id] [row_id]
128. AiM RD_SBK 20 1 0 0
129. AiM RD_SBK 21 1 0 0
130. AiM RD_SBK 22 2 0 0
131. AiM RD_SBK 23 2 0 0
132. AiM RD_SBK 24 4 0 0
133. AiM RD_SBK 25 4 0 0
134. AiM RD_SBK 26 8 0 0
135. AiM RD_SBK 27 8 0 0
136.
137. # AiM [opcode] [GPR_id_0] [channel_mask] [row_id]
138. AiM WR_ABK 4 1 5
139. AiM WR_ABK 5 2 5
140. AiM WR_ABK 6 4 5
141. AiM WR_ABK 7 8 5
142.
143. # Finishing compute (MUST have this instruction at the end of the trace file)
144. # AiM [opcode]
145. AiM EOC
```

10.

AiM Simulator Main Function

□ Main Function의 초기화 및 설정 부분

```
1. int main(int argc, char *argv[]) {
2.     Ramulator::AiMInfo::init();
3.
4.     // Parse command line arguments
5.     argparse::ArgumentParser program("Ramulator", "2.0");
6.     program.add_argument("-c", "--config").metavar("\dumped YAML configuration").help("String dump of the yaml configuration.");
7.     program.add_argument("-f", "--config_file").metavar("path-to-configuration-file").help("Path to a YAML configuration file.");
8.     program.add_argument("-p", "--param").metavar("KEY=VALUE").help("Specify parameter to override in the configuration file. Repeat this option to change multiple parameters.");
9.     program.add_argument("-t", "--trace_file").metavar("path-to-trace-file").help("Path to the trace file.");
10.
11.     try {
12.         program.parse_args(argc, argv);
13.     } catch (const std::runtime_error &err) {
14.         spdlog::error(err.what());
15.         std::cerr << program;
16.         std::exit(1);
17.     }
18.
19.     // Are we accepting the configuration YAML through commandline dump?
20.     bool use_dumped_yaml = false;
21.     std::string dumped_config;
22.     if (auto arg = program.present<std::string>("-c")) {
23.         use_dumped_yaml = true;
24.         dumped_config = *arg;
25.     }
26.
27.     // Are we getting a path to a YAML document?
28.     bool use_yaml_file = false;
29.     std::string config_file_path;
30.     if (auto arg = program.present<std::string>("-f")) {
31.         use_yaml_file = true;
32.         config_file_path = *arg;
33.     }
34.
35.     // Are we overriding some parameters in a YAML document from the command line?
36.     bool has_param_override = false;
37.     std::vector<std::string> params;
38.     if (auto arg = program.present<std::vector<std::string>>("-p")) {
39.         has_param_override = true;
40.         params = *arg;
41.     }
42.
43.     // Some sanity check of the inputs
44.     if (use_dumped_yaml && use_yaml_file) {
45.         spdlog::error("Dumped config and loaded config cannot be used together!");
46.         std::cerr << program;
47.         std::exit(1);
48.     } else if (!use_dumped_yaml && !use_yaml_file) {
49.         spdlog::error("No configuration specified!");
50.         std::cerr << program;
51.         std::exit(1);
52.     }
53.
54.     if (use_dumped_yaml && has_param_override) {
55.         spdlog::warn("Using dumped configuration. Parameter overrides with -p/--param will be ignored!");
56.     }
57.
58.     // Parse the configurations
59.     YAML::Node config;
60.     if (use_dumped_yaml) {
61.         std::string dumped_config = program.get<std::string>("-c");
62.         config = YAML::Load(dumped_config);
63.     } else if (use_yaml_file) {
64.         config = Ramulator::Config::parse_config_file(config_file_path, params);
65.     }
66.
67.     if (auto arg = program.present<std::string>("-t")) {
68.         Ramulator::trace_file_path = *arg;
69.         Ramulator::use_trace_file_path = true;
70.     }
71.
72.     // Instantiate the frontend of the simulated system, this is one of the top-level objects in Ramulator 2.0.
73.     // It also recursively instantiate all components in the frontend.
74.     auto frontend = Ramulator::Factory::create_frontend(config);
75.     // Instantiate the memory system of the simulated system, this is one of the top-level objects in Ramulator 2.0.
76.     // It also recursively instantiate all components in the memory system.
77.     auto memory_system = Ramulator::Factory::create_memory_system(config);
78.
79.     // Connect the frontend and the memory system together,
80.     // this recursively calls the "setup" function in all instantiated components
81.     // so that they can get each other's parameters (if needed) after their initialization
82.     frontend->connect_memory_system(memory_system);
83.     memory_system->connect_frontend(frontend);
84.
85.     // Get the relative clock ratio between the frontend and memory system
86.     int frontend_tick = frontend->get_clock_ratio();
87.     int mem_tick = memory_system->get_clock_ratio();
88.
89.     int tick_mult = frontend_tick * mem_tick;
```

1. 초기화 및 전역 상태 설정

- AiM ISR(Instruction Set Register) Info 초기화
- ISR 명령어 Mapping: String으로 들어오는 Trace Inst(ex. "WR_SBK" 등)를 Opcode enum으로 변환
- Type Mapping: Mem Access Region(GPR, CFR, MEM 등)의 정보를 Mapping

2. Command Line Parameters Parsing (ex. ./ramulator2 -f test/example.yaml -t test/all_isr.trace)

- -c / --config YAML 설정을 string으로 직접 전달 (dump 형식)
- -f / --config_file YAML 설정 파일 경로
- -p / --param 설정값 동적 override
- -t / --trace_file Instruction들이 포함된 Trace File 경로

3. 설정 File(ex. example.yaml) Parsing

4. Frontend Load 및 Memory System Load

- Yaml File에 주어진 Frontend Load 및 Memory System Load를 진행
 - ex. Frontend = AiMTrace / MemorySystem = AiMDRAM

request.h – init() 함수

```
210 public:
211     static void init() {
212         aim_opcode_to_str[Opcode::ISR_WR_SBK] = "ISR_WR_SBK";
213         opcode_str_to_aim_isr["ISR_WR_SBK"] = AIMISR(Opcode::ISR_WR_SBK,
214             (AIMISR::field::gpr_addr_0,
215             AIMISR::field::channel_mask,
216             AIMISR::field::bank_index,
217             AIMISR::field::row_addr),
218             false, // channel count req. num
219             false, // AIM_DPB_blocking
220             false, // require reg. fu. word
221             "column" // target_level
222         );
223
224         aim_opcode_to_str[Opcode::ISR_WR_ABK] = "ISR_WR_ABK";
225         opcode_str_to_aim_isr["ISR_WR_ABK"] = AIMISR(Opcode::ISR_WR_ABK,
226             (AIMISR::field::gpr_addr_0,
227             AIMISR::field::channel_mask,
228             AIMISR::field::row_addr),
```

AiM Simulator Main Function

□ Main Function의 Simulation 실행 부분

```
91. for (uint64_t i = 0;; i++) {
92.     if (((i % tick_mult) % mem_tick) == 0) {
93.         frontend->tick();
94.     }
95.
96.     if (frontend->is_finished()) {
97.         break;
98.     }
99.
100.    if ((i % tick_mult) % frontend_tick == 0) {
101.        memory_system->tick();
102.    }
103. }
104.
105. // Finalize the simulation. Recursively print all statistics from all components
106. frontend->finalize();
107. memory_system->finalize();
108.
109. return 0;
110. }
111.
```

5. Simulation 실행 Loop

- Ramulator2.0와 동일하게 기본 설정을 한 후, tick기반 simulation을 실행

AiM Simulator Frontend Function

□ Frontend: aim_trace.cpp – tick()

```
1. void tick() override {
2.     if ((remaining_req == false) && (m_trace_reached_EOC == false)) {
3.         AiMTrace_request = get_host_request();
4.         remaining_req = true;
5.     }
6.     if (remaining_req == true) {
7.         bool request_sent = m_memory_system->send(AiMTrace_request);
8.         if (request_sent)
9.             remaining_req = false;
10.    }
11.};
```

request_sent = false가 되기 위해서는 아래의 조건을 만족해야 함

```
src > memory_system > impl > aim_DRAM_system.cpp > {} Ramulator > AiMDRAMSystem > send(Request)
14 namespace Ramulator {
15
16     #define ISR_SIZE (1 << 21)
17     #define MAX_CHANNEL_COUNT 32
18
19     ...
20
187 if (request_queue.size() == ISR_SIZE) {
188     s_ISR_queue_full++;
189     return false;
190 }
```

aim_trace.cpp 다른 함수들도 존재하지만 가장 중요한 tick()을 살펴본다.

▪ tick()

1. Memory System에 보내지 못한 Request가 없거나 trace가 EOC에 도달 X 시
 - Trace file에서 다음 Request를 가져옴
 - EOC = Trace의 종료 (= Simulation의 종료)를 나타내는 Request
2. Memory System에 Request를 보냄 (= trace file에서 가져온 Request)
 - m_memory_system->send(AiMTrace_request)가 false이라면,
 - 아래 ISR_SIZE 보다 request_queue.size()가 커야 함
 - send()에 실패할 경우 Request가 stall이 됨

▪ tick() 외 함수들

- init(): trace file 환경 초기화
- get_host_request(): Trace File의 Line들을 Decoding (= Instruction Decode)
- receive(): EOC 완료 callback (EOC command: simulation 완료를 trigger)
- is_finished(): Simulation 종료 판정
(receive()에서 return true시 is_finished()가 true가 되는 흐름으로 진행)

AiM Simulator Frontend -> Memory System Function

❑ MemorySystem: aim_dram_system.cpp – send()

```
1. bool send(Request req) override {
2.
3.     ///// - debug by MSKIM in ISL yonsei
4.     m_logger->debug("----- Cycle: {}, Get Host Request: {} -----", m_clk, req.str());
5.     /////
6.
7.     if (request_queue.size() == ISR_SIZE) {
8.         s_ISR_queue_full++;
9.         ///// - debug by MSKIM in ISL yonsei
10.        m_logger->debug("== Cycle: {}, ISR queue full for request: {} ==", m_clk, req.str());
11.        /////
12.        return false;
13.    }
14.    request_queue.push(req);
15.    // m_logger->info("[CLK {}] {} pushed to the queue!", m_clk, req.str());
16.
17.    switch (req.type) {
18.    case Type::AIM: {
19.        s_num_AiM_requests[req.opcode]++;
20.        break;
21.    }
22.    case Type::Read:
23.    case Type::Write: {
24.        s_num_RW_requests[req.type][req.mem_access_region]++;
25.        break;
26.    }
27.    default: {
28.        throw ConfigurationError("AiMDRAMSystem: unknown request type {}!", (int)req.type);
29.        break;
30.    }
31.    }
32.
33.    return true;
34. }
```

CMD 통계는 아래와 같이 report가 출력 됨

```
total_num_AiM_ISR_COPY_GBBK_requests: 1 # total number of AiM ISR_COPY_GBBK requests
total_num_W_MEM_requests: 4 # total number of W MEM requests
total_num_AiM_ISR_WR_SBK_requests: 8 # total number of AiM ISR_WR_SBK requests
total_num_R_GPR_requests: 0 # total number of R GPR requests
total_num_AiM_ISR_WR_BIAS_requests: 1 # total number of AiM ISR_WR_BIAS requests
```

aim_trace.cpp – tick()에서 m_memory_system->send() 호출하므로 살펴본다.

▪ send()

1. request_queue에 자리가 있는 지 확인 후, request를 queue에 저장

- $ISR_SIZE = 1 \ll 21 = 2,097,152$
- queue 저장 거절 시 → 다음 cycle에 재시도
- request_queue에 저장된 req는 m_memory_system – tick()에서 처리

2. Request Type별 통계 계산

- Type::AIM 인 CMD 통계 update

CMD 예시	Statistic Update되는 배열
ISR_WR_SBK	s_num_AiM_requests[Opcode::ISR_WR_SBK]
ISR_MAC_ABK	s_num_AiM_requests[Opcode::ISR_MAC_ABK]
ISR_EOC	s_num_AiM_requests[Opcode::ISR_EOC]

- Type::Read 및 Type::Write인 CMD 통계 update

```
// 예: GPR에서 읽은 요청 개수
s_num_RW_requests[Type::Read][MemAccessRegion::GPR]++;

// 예: CFR에 쓴 요청 개수
s_num_RW_requests[Type::Write][MemAccessRegion::CFR]++;

// 예: MEM에서 읽은 요청 개수
s_num_RW_requests[Type::Read][MemAccessRegion::MEM]++;
```

AiM Simulator PIM CMDs Structure

□ base/request.h

```
1. // Basic request id convention
2. // 0 = Read, 1 = Write. The device spec defines all others
3. enum class Type {
4.     Read = 0,
5.     Write = 1,
6.     RefAllBank = 2,
7.     RefSingleBank = 3,
8.     AIM = 4,
9.     MAX = 5
10. };
11.
12. enum class MemAccessRegion {
13.     MIN,
14.     GPR,
15.     CFR,
16.     MEM,
17.     MAX
18. };
19.
20. // ISR Command Opcodes
21. enum class Opcode {
22.     MIN = 0,
23.     ISR_WR_SBK = 1, // Write [op_size * 256 bits] from [GPR * 32] to [a single bank] of channel [#channel_address]
24.     ISR_WR_GB = 2, // Write the same [op_size * 256 bits] starting from [GPR * 32]
25.                     // to the [Global Buffer] of [channel_mask] channels
26.                     // [NOT_IMPLEMENTED] source could also be [host]
27.     ISR_WR_BIAS = 3, // Write [opsize * 16 x 16-bits] bits from [GPR * 32]
28.                     // to [MAC accumulator of 16 banks] of [opsize or channel_mask] channels
29.     ISR_WR_AFLUT = 4, // Write activation function data from [host] to [?]
30.     ISR_RD_MAC = 5, // Read data from [MAC accumulator of all banks] to [GPR]
31.     ISR_RD_AF = 6, // Read data from [AF results of all banks] to [GPR]
32.     ISR_RD_SBK = 7, // [NOT_LISTED] Read data from [a single bank] to [host]
33.     ISR_COPY_BKGB = 8, // Copy data from [a single bank] to [the Global Buffer]
34.     ISR_COPY_GBBK = 9, // Copy data from [the Global Buffer] to [a single bank]
35.     ISR_MAC_SBK = 10, // Perform MAC operation between [a single bank] and [Global Buffer]
36.     ISR_MAC_ABK = 11, // Perform MAC operation between [all banks] and [Global Buffer]
37.     ISR_AF = 12, // Perform Activation Function operation on [all banks]
38.     ISR_EWMUL = 13, // Element wise multiplication between 2 banks of 1 or all bank group(s)
39.     ISR_EWADD = 14, // Element wise multiplication between 2 GPR addresses
40.     ISR_WR_ABK = 15, // Write [16 x 16 bits] from [GPR * 32] to [16 banks] of channel [#channel_address]
41.     ISR_EOC = 16, // End of compute for the current kernel
42.     ISR_SYNC = 17,
43.     MAX = 18
44.     // ISR_WR_HBK, // [NOT_IMPLEMENTED] Write data from [GPR] to [8 banks]
45.     // ISR_WR_ABK, // [NOT_IMPLEMENTED] Write data from [GPR] to [all banks]
46.     // ISR_WR_GPR, // [NOT_IMPLEMENTED] Write data from [host] to [GPR]
47.     // ISR_MAC_HBK, // [NOT_IMPLEMENTED] Perform MAC operation between [8 banks] and [Global Buffer]
48. };
```

본격적으로 Memory System을 살피기 전에, AiM의 CMD가 어떻게 구성되어 있는지 확인

1. Request의 Type을 알려줌. (가장 큰 범위라고 생각하면 됨)

- Read: Normal DRAM Read Operation Request
- Write: Normal DRAM Write Operation Request
- AIM: DRAM Processing in Memory Request
- RefAllBank, RefSingleBank: Not Used (선언만 되어 있음. 동작 구현 없음)

2. 해당 Request가 어느 Memory Region에 Access하는지를 알려줌

- GPR: General Purpose Registers
- CFR: Configuration Registers
- MEM: Memory(DRAM Bank)
- ex. AiM WR_SBK 0 1 0 0 : Write 256bit from GPR[0] to channel[0] bank[0] row[0]
즉, Type = Write, MemAccessRegion = MEM이 됨 (Memory에 Write를 하므로)

3. PIM Commands의 Opcodes를 enum 형식으로 정리

AiM Simulator PIM CMDs Structure

□ base/request.h

```
1. struct Request {
2.     Addr_t addr = -1;
3.     Data_t data;
4.     AddrVec_t addr_vec{};
5.     int host_req_id = -1;
6.     int AiM_req_id = -1;
7.
8.     Type type = Type::MAX;
9.
10.    MemAccessRegion mem_access_region = MemAccessRegion::MAX;
11.
12.    Opcode opcode = Opcode::MAX;
13.
14.    // [NOT_IMPLEMENTED] Increment order for ISR_WR_SBK, ISR_WR_HBK, and ISR_WR_ABK operations
15.    // struct IncrementOrder {
16.    //     enum : int {
17.    //         IO_ROW_COL, // {ROW_ADDR[13:0], COL_ADDR[5:0]}++
18.    //         IO_BK_COL,  // {BK_ADDR[3:0], COL_ADDR[5:0]}++
19.    //         IO_COL_CH,  // {COL_ADDR[3:0], BK_ADDR[5:0]}++
20.    //         MAX
21.    //     };
22.    // };
23.
24.    int32_t opsize = -1;
25.
26.    // [NOT_IMPLEMENTED] Source of ISR_WR_GB is host (false) or GPR (true)
27.    // bool use_GPR = false;
28.
29.    // GPR address 0 USED for: ISR_WR_SBK, ISR_WR_ABK, ISR_WR_GB, ISR_WR_BIAS, ISR_RD_MAC, ISR_EWADD
30.    // GPR address 1 USED for: ISR_EWADD
31.    Addr_t GPR_addr_0 = -1;
32.    Addr_t GPR_addr_1 = -1;
33.
34.    // This request will be broadcasted/multicast to the channels
35.    // whose bit is set in channel mask.
36.    // NOT USED in ISR_EWADD.
37.    // Channel mask must show 1 channel in ISR_WR_ABK ISR
38.    int64_t channel_mask = -1;
39.
```

```
40.    // This request will be sent to a specific bank. USED only in single-bank ISRs, i.e.,
41.    // ISR_WR_SBK, ISR_RD_SBK, ISR_COPY_BKGB, ISR_COPY_GBBK, ISR_MAC_SBK, and ISR_EWMUL
42.    int16_t bank_index = -1;
43.
44.    // Bank row and column address, NOT USED for the operations without DRAM bank source/dst:
45.    // ISR_WR_BIAS, ISR_WR_AFLUT, ISR_RD_MAC, ISR_RD_AF, ISR_AF, and ISR_EWADD
46.    // In addition, row_addr is NOT USED for ISR_WR_GB
47.    int32_t row_addr = -1;
48.    int32_t col_addr = -1;
49.
50.    // Thread (register) index (0 or 1) for MAC and AF results
51.    int8_t thread_index = -1;
52.
53.    // Broadcast only USED for ISR_MAC_SBK and ISR_MAC_ABK
54.    // vector data for MAC is from GB (0) or next bank (1)
55.    int16_t broadcast = -1;
56.
57.    // AFM only USED for ISR_AF
58.    // Activation Function mode selects AF (0-7)
59.    int16_t afm = -1;
60.
61.    // ewmul bank group only USED for ISR_MAC_ABK
62.    // EWMUL in one bank group (0) or all bank groups (1)
63.    int16_t ewmul_bg = -1;
64.
65.    int source_id = -1; // An identifier for where the request is coming from (e.g., which core)
66.
67.    int command = -1; // The command that need to be issued to progress the request
68.    int final_command = -1; // The final command that is needed to finish the request
69.
70.    Clk_t arrive = -1; // Clock cycle when the request arrive at the memory controller
71.    Clk_t issue = -1; // Clock cycle when the request issued at the memory controller
72.    Clk_t depart = -1; // Clock cycle when the request depart the memory controller
73.
74.    int type_id = -1;
75.
76.    std::function<void(Request &)> callback;
77.
78.    Request(Addr_t addr, int type_id);
79.    Request(AddrVec_t addr_vec, int type_id);
80.    Request(Addr_t addr, int type_id, int source_id, std::function<void(Request &)> callback);
81.    // Request(Request const &req);
82.
83.    std::string str();
84.
85.    bool is_reader();
86.};
```

- 다음 page에 절반씩 나눠서 설명

AiM Simulator PIM CMDs Structure

□ base/request.h

```

1. struct Request {
2.     Addr_t addr = -1;
3.     Data_t data;
4.     AddrVec_t addr_vec{};
5.     int host_req_id = -1;
6.     int AiM_req_id = -1;
7.
8.     Type type = Type::MAX;
9.
10.    MemAccessRegion mem_access_region = MemAccessRegion::MAX;
11.
12.    Opcode opcode = Opcode::MAX;
13.
14.    // [NOT_IMPLEMENTED] Increment order for ISR_WR_SBK, ISR_WR_HBK, and ISR_WR_ABK operations
15.    // struct IncrementOrder {
16.    //     enum : int {
17.    //         IO_ROW_COL, // {ROW_ADDR[13:0], COL_ADDR[5:0]}++
18.    //         IO_BK_COL,  // {BK_ADDR[3:0], COL_ADDR[5:0]}++
19.    //         IO_COL_CH,  // {COL_ADDR[3:0], BK_ADDR[5:0]}++
20.    //         MAX
21.    //     };
22.    // };
23.
24.    int32_t opsize = -1;
25.
26.    // [NOT_IMPLEMENTED] Source of ISR_WR_GB is host (false) or GPR (true)
27.    // bool use_GPR = false;
28.
29.    // GPR address 0 USED for: ISR_WR_SBK, ISR_WR_ABK, ISR_WR_GB, ISR_WR_BIAS, ISR_RD_MAC, ISR_EWADD
30.    // GPR address 1 USED for: ISR_EWADD
31.    Addr_t GPR_addr_0 = -1;
32.    Addr_t GPR_addr_1 = -1;
33.
34.    // This request will be broadcasted/multicast to the channels
35.    // whose bit is set in channel mask.
36.    // NOT USED in ISR_EWADD.
37.    // Channel mask must show 1 channel in ISR_WR_ABK ISR
38.    int64_t channel_mask = -1;
39.

```

- struct Request: 실제 Memory Request 작업 Instance

addr	AiM trace의 경우 이 addr은 CFR write/read에만 사용 (CFR CMD의 host_req.addr는 0/1/2)
data	CFR의 configuration data (ex. CFR_id = 0 일 때, data = 1 이면 MAC from global buffer)
addr_vec{}	addr_vec는 [channel] [rank] [bankgroup] [bank] [row] 을 저장하기 위한 것 (aim_DRAM_system.cpp - apply_addr_map()에서 Request를 Decoding하여 채움)
host_req_id	Host가 Request를 보낼 때마다 +1씩 increment
AiM_req_id	Type = AiM Request인 Request를 보낼 때마다 +1씩 increment
type	지원되는 Request Type = Read / Write / AiM
mem_access_region	지원되는 Memory Access Region = GPR / CFR / MEM
opcode	ISR_WR_SBK, ISR_WR_GB, ... , ISR_EOC 등의 Instruction의 opcode
opszie	몇 개의 256bit data를 처리할 것인지, 아래는 opsize = 2인 Request의 예시 (ex. AiM WR_GB 2 2 15 = Write [2-data = 512 bits] from GPR[2-3] to channels [0-3] global buffers)
GPR_addr_0	GPR address를 가지고 있는 변수 (ex. AiM WR_GB 1 2 15의 경우 GPR[2]를 address로 가짐)
GPR_addr_1	또 다른 GPR address가 필요할 시, 해당 Address를 가지고 있는 변수 (ex. AiM EWADD)
channel_mask	총 32bit로 나타낼 수 있으며, 32개의 channel의 access 여부를 관리함 (ex. AiM WR_SBK 0 1 0 0 = AiM [opcode] [GPR_id_0] [channel_mask] [bank_id] [row_id])

AiM Simulator PIM CMDs Structure

❑ base/request.h

```

40. // This request will be sent to a specific bank. USED only in single-bank ISRs, i.e.,
41. // ISR_WR_SBK, ISR_RD_SBK, ISR_COPY_BKGB, ISR_COPY_GBBK, ISR_MAC_SBK, and ISR_EWMUL
42. int16_t bank_index = -1;
43.
44. // Bank row and column address, NOT USED for the operations without DRAM bank source/dst:
45. // ISR_WR_BIAS, ISR_WR_AFLUT, ISR_RD_MAC, ISR_RD_AF, ISR_AF, and ISR_EWADD
46. // In addition, row_addr is NOT USED for ISR_WR_GB
47. int32_t row_addr = -1;
48. int32_t col_addr = -1;
49.
50. // Thread (register) index (0 or 1) for MAC and AF results
51. int8_t thread_index = -1;
52.
53. // Broadcast only USED for ISR_MAC_SBK and ISR_MAC_ABK
54. // vector data for MAC is from GB (0) or next bank (1)
55. int16_t broadcast = -1;
56.
57. // AFM only USED for ISR_AF
58. // Activation Function mode selects AF (0-7)
59. int16_t afm = -1;
60.
61. // ewmul bank group only USED for ISR_MAC_ABK
62. // EWMUL in one bank group (0) or all bank groups (1)
63. int16_t ewmul_bg = -1;
64.
65. int source_id = -1; // An identifier for where the request is coming from (e.g., which core)
66.
67. int command = -1; // The command that need to be issued to progress the request
68. int final_command = -1; // The final command that is needed to finish the request
69.
70. Clk_t arrive = -1; // Clock cycle when the request arrive at the memory controller
71. Clk_t issue = -1; // Clock cycle when the request issued at the memory controller
72. Clk_t depart = -1; // Clock cycle when the request depart the memory controller
73.
74. int type_id = -1;
75.
76. std::function<void(Request &)> callback;
77.
78. Request(Addr_t addr, int type_id);
79. Request(AddrVec_t addr_vec, int type_id);
80. Request(Addr_t addr, int type_id, int source_id, std::function<void(Request &)> callback);
81. // Request(Request const &req);
82.
83. std::string str();
84.
85. bool is_reader();
86. };

```

bank_index	Bank의 address를 가지고 있는 변수
row_addr	Row의 address를 가지고 있는 변수
col_addr	Column의 address를 가지고 있는 변수 (AiM simulation에서는 opsize에 따라 +1 increment 하며 서로 다른 GPR을 접근 or 서로 다른 column access한다는 것을 구분하는 정도의 동작 구현을 위해서만 사용)
thread_index	사용되지 않음
broadcast	broadcast = 0이면 MAC from next bank, 1이면 MAC from next global buffer
afm	0-7의 Activation Function 중 어떤 것을 선택하는지 저장하는 변수 (ex. W CFR 2 1로 설정됨)
ewmul_bg	ewmul_bg = 0이면, EWMUL in all bankgroups, 1이면, EWMUL only 1 bankgroup
source_id	AiM의 frontend는 multi-core CPU를 modeling X -> 사용되지 않음
command	Request를 수행하기 위해 지금 실행되고 있는 command (ex. Read Request = ACT -> RD command 순)
final_command	해당 Request가 완료처리 될 수 있는 마지막 command (ex. Read Request = RD가 final)
arrive	memory controller에 request가 도착한 cycle
issue	memory controller에서 request의 1번째 prerequisite cmd가 실행된 cycle - 1 (ex. Read Request 에서 row가 opened가 아니면, ACT가 prerequisite로 실행됨)
depart	memory controller에 request가 완전히 완료되는 cycle
type_id	Type에 따라 숫자로 저장함 (Read = 0, Write = 1, AIM = 4) [simul 동작에서 사용되지 않음]
is_reader()	Request가 Read를 하는 Request인지, Write를 하는 Request인지 판단 (AiM Request 중 Read Opeartion(= RD_MAC/RD_AF)를 하는 경우, 16개의 BANK의 Accumulator reg를 읽음. RAW hazard를 방지하기 위해 AiM_DMA_blocking = true로 설정되고 해당 Request가 완료될 때까지 다른 Request가 실행되지 못함)

AiM Simulator PIM CMDs Structure

□ base/request.h

```
1. class AiMISR {
2.
3. public:
4.     enum class Field {
5.         opsize,
6.         GPR_addr_0,
7.         GPR_addr_1,
8.         channel_mask,
9.         bank_index,
10.        row_addr,
11.        col_addr,
12.        thread_index
13.    };
14.
15.    std::map<Field, std::string> field_to_str = {
16.        {Field::opsiz, "opsiz"},
17.        {Field::GPR_addr_0, "GPR_addr_0"},
18.        {Field::GPR_addr_1, "GPR_addr_1"},
19.        {Field::channel_mask, "channel_mask"},
20.        {Field::bank_index, "bank_index"},
21.        {Field::row_addr, "row_addr"},
22.        {Field::col_addr, "col_addr"},
23.        {Field::thread_index, "thread_index"},
24.    };
25.
26.    AiMISR(Opcode opcode_ = Opcode::MAX,
27.           std::vector<Field> legal_fields_ = {},
28.           bool channel_count_eq_one_ = false,
29.           bool AiM_DMA_blocking_ = false,
30.           bool require_reg_RW_mod_ = false,
31.           std::string target_level_ = "")
32.    : opcode(opcode_),
33.      legal_fields(legal_fields_),
34.      channel_count_eq_one(channel_count_eq_one_),
35.      AiM_DMA_blocking(AiM_DMA_blocking_),
36.      require_reg_RW_mod(require_reg_RW_mod_),
37.      target_level(target_level_) {}
38.
39.    Opcode opcode;
40.
41.    std::vector<Field> legal_fields;
42.
43.    bool channel_count_eq_one;
44.    bool AiM_DMA_blocking;
45.    bool require_reg_RW_mod;
46.
47.    std::string target_level;
48.
49.    bool is_field_legal(Field field) {
50.        if (std::count(legal_fields.begin(), legal_fields.end(), field))
51.            return true;
52.        return false;
53.    }
54.
55.    template <typename T>
56.    void is_field_value_legal(Field field, T value);
57. };
58.
59.
```

class AiMISR: ISR Command 정의 - 각 ISR opcode가 어떤 구조/특성을 가져야 하는지 정의

abcd

AiM Simulator PIM CMDs Structure

□ base/request.h

```
1. class AiMISRInfo {
2. private:
3.     static std::map<std::string, AiMISR> opcode_str_to_aim_ISR;
4.     static std::map<Opcode, std::string> aim_opcode_to_str;
5.
6.     static std::map<std::string, Type> str_to_type;
7.     static std::map<Type, std::string> type_to_str;
8.
9.     static std::map<std::string, MemAccessRegion> str_to_mem_access_region;
10.    static std::map<MemAccessRegion, std::string> mem_access_region_to_str;
11.
12. public:
13.     static void init() {
14.         aim_opcode_to_str[Opcode::ISR_WR_SBK] = "ISR_WR_SBK";
15.         opcode_str_to_aim_ISR["ISR_WR_SBK"] = AiMISR(Opcode::ISR_WR_SBK,
16.             {AiMISR::Field::GPR_addr_0,
17.              AiMISR::Field::channel_mask,
18.              AiMISR::Field::bank_index,
19.              AiMISR::Field::row_addr},
20.             false, // channel_count_eq_one
21.             false, // AiM_DMA_blocking
22.             false, // require_reg_RW_mod
23.             "column" // target_level
24.         );
25.
26.         aim_opcode_to_str[Opcode::ISR_WR_ABK] = "ISR_WR_ABK";
27.         opcode_str_to_aim_ISR["ISR_WR_ABK"] = AiMISR(Opcode::ISR_WR_ABK,
28.             {AiMISR::Field::GPR_addr_0,
29.              AiMISR::Field::channel_mask,
30.              AiMISR::Field::row_addr},
31.             true, // channel_count_eq_one
32.             false, // AiM_DMA_blocking
33.             false, // require_reg_RW_mod
34.             "column" // target_level
35.         );
36.
37.         aim_opcode_to_str[Opcode::ISR_WR_GB] = "ISR_WR_GB";
38.         opcode_str_to_aim_ISR["ISR_WR_GB"] = AiMISR(Opcode::ISR_WR_GB,
39.             {AiMISR::Field::opsize,
40.              AiMISR::Field::GPR_addr_0,
```

class AiMISRInfo: 모든 ISR 정의를 모아둔 Database - 모든 가능한 ISR 정의를 등록하고 관리

- channel_count_eq_one

- true: 이 ISR은 단일 Channel만 허용
- false: Multi-Channel Broad Cast 허용

(ISR_WR_SBK는 channel_count_eq_one = true여야 할 것 같은데, 오타로 보임 - 근거 : trace file 주석)

- AiM_DMA_blocking

- AiM Request 중 Read Opeartion(= RD_MAC/RD_AF)를 하는 경우,
- 16개의 BANK의 Accumulator reg를 읽음.
- RAW hazard를 방지하기 위해 AiM_DMA_blocking = true로 설정
- 이는 해당 Request가 완료될 때까지 다른 Request가 실행되지 못하도록 함

- require_reg_RW_mod = true

- Register 경로(GB, MAC/AF 등) 접근이 필요한 ISR
- Controller는 이를 보고 TMOD로 mode 전환 후 command을 Issue함

AiM Simulator MemorySystem Function

□ MemorySystem: aim_dram_system.cpp – tick()

```
1. void tick() override {
2.
3.     bool was_AiM_request_remaining = false;
4.     bool is_AiM_request_remaining = false;
5.     for (int channel_id = 0; channel_id < MAX_CHANNEL_COUNT; channel_id++) {
6.         while (remaining_AiM_requests[channel_id].empty() == false) {
7.             was_AiM_request_remaining = true;
8.             m_logger->info("[CLK {}] 0- Sending {} to channel {}", m_clk, remaining_AiM_requests[channel_id].front().str(), channel_id);
9.             if (m_controllers[channel_id]->send(remaining_AiM_requests[channel_id].front()) == false) {
10.                 m_logger->info("[CLK {}] 0- failed", m_clk, channel_id);
11.                 is_AiM_request_remaining = true;
12.                 break;
13.             }
14.             remaining_AiM_requests[channel_id].pop();
15.         }
16.     }
17.
18.     if (stalled_AiM_requests == 0) {
19.         if (was_AiM_request_remaining == true) {
20.             if (is_AiM_request_remaining == false) {
21.                 Request host_req = request_queue.front();
22.                 if (host_req.callback)
23.                     host_req.callback(host_req);
24.                 request_queue.pop();
25.             }
26.         } else if (request_queue.empty() == false) {
27.             Request host_req = request_queue.front();
28.             // m_logger->info("[CLK {}] Decoding {...", m_clk, host_req.str());
29.             bool all_AiM_requests_sent = true;
30.
31.             switch (host_req.type) {
32.             case Type::AiM: {
33.                 Opcode opcode = host_req.opcode;
34.                 auto opsize = host_req.opsize;
35.                 int64_t ch_mask = host_req.channel_mask;
36.                 uint8_t channel_count = CountSetBit(ch_mask); // number of channels involved in this request
37.                 Request aim_req = host_req;
38.                 if (aim_req.opcode == Opcode::ISR_RD_SBK) {
39.                     aim_req.type = Type::Read;
40.                     aim_req.mem_access_region = MemAccessRegion::MEM;
41.                     aim_req.opcode = Opcode::MIN;
42.                 } else if (aim_req.opcode == Opcode::ISR_WR_SBK) {
43.                     aim_req.type = Type::Write;
44.                     aim_req.mem_access_region = MemAccessRegion::MEM;
45.                     aim_req.opcode = Opcode::MIN;
46.                 }

```

1. 실패 했었던 Request가 존재 시 해당 Request send 먼저 시도

- 다시 한번 실패 시, is_AiM_request_remaining = true임
- 따라서, controller에게 send하지 않으며,
- request_queue에서 새로운 Request도 불러오지 않음
- 즉, 1개가 실패하면 그 1개를 성공할 때까지 시도함

2. 실패 했었던 Request를 보낸 cycle일 때,

- request_queue에 아직 실패 했었던 Request가 남아있음
- (앞의 code를 통해서 send한 것은 channel별로 쪼개진 request일 뿐)
- (사실상 같은 request가 request_queue에 남아 있음)
- 앞의 code를 통해 성공적으로 send를 했기에,
- host를 callback해야 하는 동작이 존재하면, callback을 하고,
- request_queue에서 완전히 삭제

AiM Simulator MemorySystem Function

MemorySystem: aim_dram_system.cpp – tick()

```
1. void tick() override {
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26. } else if (request_queue.empty() == false) {
27.     Request host_req = request_queue.front();
28.     // m_logger->info("[CLK {}] Decoding {}", m_clk, host_req.str());
29.     bool all_Aim_requests_sent = true;
30.
31.     switch (host_req.type) {
32.     case Type::ATM: {
33.         Opcode opcode = host_req.opcode;
34.         auto opsize = host_req.opsize;
35.         int64_t ch_mask = host_req.channel_mask;
36.         uint8_t channel_count = CountSetBit(ch_mask); // number of channels involved in this request
37.         Request aim_req = host_req;
38.         if (aim_req.opcode == Opcode::ISR_RD_SBK) {
39.             aim_req.type = Type::Read;
40.             aim_req.mem_access_region = MemAccessRegion::MFM;
41.             aim_req.opcode = Opcode::MTN;
42.         } else if (aim_req.opcode == Opcode::ISR_WR_SBK) {
43.             aim_req.type = Type::Write;
44.             aim_req.mem_access_region = MemAccessRegion::MFM;
45.             aim_req.opcode = Opcode::MTN;
46.         }
47.
48.         switch (opcode) {
49.         case Opcode::ISR_WR_SBK:
50.         case Opcode::ISR_WR_GB:
51.         case Opcode::ISR_WR_BIAS:
52.         case Opcode::ISR_RD_MAC:
53.         case Opcode::ISR_RD_AF:
54.         case Opcode::ISR_RD_SBK:
55.         case Opcode::ISR_COPY_BKGB:
56.         case Opcode::ISR_COPY_GBBK:
57.         case Opcode::ISR_MAC_SBK:
58.         case Opcode::ISR_MAC_ABK:
59.         case Opcode::ISR_AF:
60.         case Opcode::ISR_EWMUL:
61.         case Opcode::ISR_WR_ABK: {
62.             // Decoding opcode
63.             AiMISR aim_isr = AiMISRInfo::convert_Aim_opcode_to_Aim_ISR(opcode);
64.
65.             if (aim_isr.Aim_DMA_blocking) {
66.                 aim_req.callback = callback;
67.             }
68.
69.             if (aim_isr.channel_count_eq_one) {
70.                 if (channel_count != 1) {
71.                     // comment by MSKIM in ISL yonsei
72.                     // 미완성된 Error Message 로 보임 - request.h 의 ISR_WR_SBK 는 channel_count_eq_one = false 로 되어 있음
73.                     // -> 근데 ISR_WR_SBK 가 channel_count_eq_one = true 여야 의도하는 바일 듯 함
74.                     // throw ConfigurationError("AIMDRAMSystem: channel mask ({}) of ISR_WR_SBK must specify only 1 channel!", ch_mask);
75.                     //
76.                 }
77.             }
78.
79.             if (opcode == Opcode::ISR_AF) {
80.                 aim_req.afm = CFR_values[CFR::AFM];
81.                 aim_req.row_addr = (1 << 29) + aim_req.afm;
82.             }
83.
84.             if ((host_req.opcode == Opcode::ISR_MAC_ABK) ||
85.                 (host_req.opcode == Opcode::ISR_MAC_SBK)) {
86.                 aim_req.broadcast = CFR_values[CFR::BROADCAST];
87.             }
88.
89.             if (host_req.opcode == Opcode::ISR_MAC_ABK) {
90.
91.
92.
93.
94.
95.
96.
97.
98.
99.
100.
101.
102.
103.
104.
105.
106.
107.
108.
109.
110.
111.
112.
113.
114.
115.
116.
117.
118.
119.
120.
121.
122.
123.
124.
125.
126.
127.
128.
129.
130.
131.
132.
133.
134.
135.
136.
137.
138.
139.
140.
141.
142.
143.
144.
145.
146.
147.
148.
149.
150.
151.
152.
153.
154.
155.
156.
157.
158.
159.
160.
161.
162.
163.
164.
165.
166.
167.
168.
169.
170.
171.
172.
173.
174.
175.
176.
177.
178.
179.
180.
181.
182.
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193.
194.
195.
196.
197.
198.
199.
200.
201.
202.
203.
204.
205.
206.
207.
208.
209.
210.
211.
212.
213.
214.
215.
216.
217.
218.
219.
220.
221.
222.
223.
224.
225.
226.
227.
228.
229.
230.
231.
232.
233.
234.
235.
236.
237.
238.
239.
240.
241.
242.
243.
244.
245.
246.
247.
248.
249.
250.
251.
252.
253.
254.
255.
256.
257.
258.
259.
260.
261.
262.
263.
264.
265.
266.
267.
268.
269.
270.
271.
272.
273.
274.
275.
276.
277.
278.
279.
280.
281.
282.
283.
284.
285.
286.
287.
288.
289.
290.
291.
292.
293.
294.
295.
296.
297.
298.
299.
300.
301.
302.
303.
304.
305.
306.
307.
308.
309.
310.
311.
312.
313.
314.
315.
316.
317.
318.
319.
320.
321.
322.
323.
324.
325.
326.
327.
328.
329.
330.
331.
332.
333.
334.
335.
336.
337.
338.
339.
340.
341.
342.
343.
344.
345.
346.
347.
348.
349.
350.
351.
352.
353.
354.
355.
356.
357.
358.
359.
360.
361.
362.
363.
364.
365.
366.
367.
368.
369.
370.
371.
372.
373.
374.
375.
376.
377.
378.
379.
380.
381.
382.
383.
384.
385.
386.
387.
388.
389.
390.
391.
392.
393.
394.
395.
396.
397.
398.
399.
400.
401.
402.
403.
404.
405.
406.
407.
408.
409.
410.
411.
412.
413.
414.
415.
416.
417.
418.
419.
420.
421.
422.
423.
424.
425.
426.
427.
428.
429.
430.
431.
432.
433.
434.
435.
436.
437.
438.
439.
440.
441.
442.
443.
444.
445.
446.
447.
448.
449.
450.
451.
452.
453.
454.
455.
456.
457.
458.
459.
460.
461.
462.
463.
464.
465.
466.
467.
468.
469.
470.
471.
472.
473.
474.
475.
476.
477.
478.
479.
480.
481.
482.
483.
484.
485.
486.
487.
488.
489.
490.
491.
492.
493.
494.
495.
496.
497.
498.
499.
500.
501.
502.
503.
504.
505.
506.
507.
508.
509.
510.
511.
512.
513.
514.
515.
516.
517.
518.
519.
520.
521.
522.
523.
524.
525.
526.
527.
528.
529.
530.
531.
532.
533.
534.
535.
536.
537.
538.
539.
540.
541.
542.
543.
544.
545.
546.
547.
548.
549.
550.
551.
552.
553.
554.
555.
556.
557.
558.
559.
560.
561.
562.
563.
564.
565.
566.
567.
568.
569.
570.
571.
572.
573.
574.
575.
576.
577.
578.
579.
580.
581.
582.
583.
584.
585.
586.
587.
588.
589.
590.
591.
592.
593.
594.
595.
596.
597.
598.
599.
600.
601.
602.
603.
604.
605.
606.
607.
608.
609.
610.
611.
612.
613.
614.
615.
616.
617.
618.
619.
620.
621.
622.
623.
624.
625.
626.
627.
628.
629.
630.
631.
632.
633.
634.
635.
636.
637.
638.
639.
640.
641.
642.
643.
644.
645.
646.
647.
648.
649.
650.
651.
652.
653.
654.
655.
656.
657.
658.
659.
660.
661.
662.
663.
664.
665.
666.
667.
668.
669.
670.
671.
672.
673.
674.
675.
676.
677.
678.
679.
680.
681.
682.
683.
684.
685.
686.
687.
688.
689.
690.
691.
692.
693.
694.
695.
696.
697.
698.
699.
700.
701.
702.
703.
704.
705.
706.
707.
708.
709.
710.
711.
712.
713.
714.
715.
716.
717.
718.
719.
720.
721.
722.
723.
724.
725.
726.
727.
728.
729.
730.
731.
732.
733.
734.
735.
736.
737.
738.
739.
740.
741.
742.
743.
744.
745.
746.
747.
748.
749.
750.
751.
752.
753.
754.
755.
756.
757.
758.
759.
760.
761.
762.
763.
764.
765.
766.
767.
768.
769.
770.
771.
772.
773.
774.
775.
776.
777.
778.
779.
780.
781.
782.
783.
784.
785.
786.
787.
788.
789.
790.
791.
792.
793.
794.
795.
796.
797.
798.
799.
800.
801.
802.
803.
804.
805.
806.
807.
808.
809.
810.
811.
812.
813.
814.
815.
816.
817.
818.
819.
820.
821.
822.
823.
824.
825.
826.
827.
828.
829.
830.
831.
832.
833.
834.
835.
836.
837.
838.
839.
840.
841.
842.
843.
844.
845.
846.
847.
848.
849.
850.
851.
852.
853.
854.
855.
856.
857.
858.
859.
860.
861.
862.
863.
864.
865.
866.
867.
868.
869.
870.
871.
872.
873.
874.
875.
876.
877.
878.
879.
880.
881.
882.
883.
884.
885.
886.
887.
888.
889.
890.
891.
892.
893.
894.
895.
896.
897.
898.
899.
900.
901.
902.
903.
904.
905.
906.
907.
908.
909.
910.
911.
912.
913.
914.
915.
916.
917.
918.
919.
920.
921.
922.
923.
924.
925.
926.
927.
928.
929.
930.
931.
932.
933.
934.
935.
936.
937.
938.
939.
940.
941.
942.
943.
944.
945.
946.
947.
948.
949.
950.
951.
952.
953.
954.
955.
956.
957.
958.
959.
960.
961.
962.
963.
964.
965.
966.
967.
968.
969.
970.
971.
972.
973.
974.
975.
976.
977.
978.
979.
980.
981.
982.
983.
984.
985.
986.
987.
988.
989.
990.
991.
992.
993.
994.
995.
996.
997.
998.
999.
1000.
1001.
1002.
1003.
1004.
1005.
1006.
1007.
1008.
1009.
1010.
1011.
1012.
1013.
1014.
1015.
1016.
1017.
1018.
1019.
1020.
1021.
1022.
1023.
1024.
1025.
1026.
1027.
1028.
1029.
1030.
1031.
1032.
1033.
1034.
1035.
1036.
1037.
1038.
1039.
1040.
1041.
1042.
1043.
1044.
1045.
1046.
1047.
1048.
1049.
1050.
1051.
1052.
1053.
1054.
1055.
1056.
1057.
1058.
1059.
1060.
1061.
1062.
1063.
1064.
1065.
1066.
1067.
1068.
1069.
1070.
1071.
1072.
1073.
1074.
1075.
1076.
1077.
1078.
1079.
1080.
1081.
1082.
1083.
1084.
1085.
1086.
1087.
1088.
1089.
1090.
1091.
1092.
1093.
1094.
1095.
1096.
1097.
1098.
1099.
1100.
1101.
1102.
1103.
1104.
1105.
1106.
1107.
1108.
1109.
1110.
1111.
1112.
1113.
1114.
1115.
1116.
1117.
1118.
1119.
1120.
1121.
1122.
1123.
1124.
1125.
1126.
1127.
1128.
1129.
1130.
1131.
1132.
1133.
1134.
1135.
1136.
1137.
1138.
1139.
1140.
1141.
1142.
1143.
1144.
1145.
1146.
1147.
1148.
1149.
1150.
1151.
1152.
1153.
1154.
1155.
1156.
1157.
1158.
1159.
1160.
1161.
1162.
1163.
1164.
1165.
1166.
1167.
1168.
1169.
1170.
1171.
1172.
1173.
1174.
1175.
1176.
1177.
1178.
1179.
1180.
1181.
1182.
1183.
1184.
1185.
1186.
1187.
1188.
1189.
1190.
1191.
1192.
1193.
1194.
1195.
1196.
1197.
1198.
1199.
1200.
1201.
1202.
1203.
1204.
1205.
1206.
1207.
1208.
1209.
1210.
1211.
1212.
1213.
1214.
1215.
1216.
1217.
1218.
1219.
1220.
1221.
1222.
1223.
1224.
1225.
1226.
1227.
1228.
1229.
1230.
1231.
1232.
1233.
1234.
1235.
1236.
1237.
1238.
1239.
1240.
1241.
1242.
1243.
1244.
1245.
1246.
1247.
1248.
1249.
1250.
1251.
1252.
1253.
1254.
1255.
1256.
1257.
1258.
1259.
1260.
1261.
1262.
1263.
1264.
1265.
1266.
1267.
1268.
1269.
1270.
1271.
1272.
1273.
1274.
1275.
1276.
1277.
1278.
1279.
1280.
1281.
1282.
1283.
1284.
1285.
1286.
1287.
1288.
1289.
1290.
1291.
1292.
1293.
1294.
1295.
1296.
1297.
1298.
1299.
1300.
1301.
1302.
1303.
1304.
1305.
1306.
1307.
1308.
1309.
1310.
1311.
1312.
1313.
1314.
1315.
1316.
1317.
1318.
1319.
1320.
1321.
1322.
1323.
1324.
1325.
1326.
1327.
1328.
1329.
1330.
1331.
1332.
1333.
1334.
1335.
1336.
1337.
1338.
1339.
1340.
1341.
1342.
1343.
1344.
1345.
1346.
1347.
1348.
1349.
1350.
1351.
1352.
1353.
1354.
1355.
1356.
1357.
1358.
1359.
1360.
1361.
1362.
1363.
1364.
1365.
1366.
1367.
1368.
1369.
1370.
1371.
1372.
1373.
1374.
1375.
1376.
1377.
1378.
1379.
1380.
1381.
1382.
1383.
1384.
1385.
1386.
1387.
1388.
1389.
1390.
1391.
1392.
1393.
1394.
1395.
1396.
1397.
1398.
1399.
1400.
1401.
1402.
1403.
1404.
1405.
1406.
1407.
1408.
1409.
1410.
1411.
1412.
1413.
1414.
1415.
1416.
1417.
1418.
1419.
1420.
1421.
1422.
1423.
1424.
1425.
1426.
1427.
1428.
1429.
1430.
1431.
1432.
1433.
1434.
1435.
1436.
1437.
1438.
1439.
1440.
1441.
1442.
1443.
1444.
1445.
1446.
1447.
1448.
1449.
1450.
1451.
1452.
1453.
1454.
1455.
1456.
1457.
1458.
1459.
1460.
1461.
1462.
1463.
1464.
1465.
1466.
1467.
1468.
1469.
1470.
1471.
1472.
1473.
1474.
1475.
1476.
1477.
1478.
1479.
1480.
1481.
1482.
1483.
1484.
1485.
1486.
1487.
1488.
1489.
1490.
1491.
1492.
1493.
1494.
1495.
1496.
1497.
1498.
1499.
1500.
1501.
1502.
1503.
1504.
1505.
1506.
1507.
1508.
1509.
1510.
1511.
1512.
1513.
1514.
1515.
1516.
1517.
1518.
1519.
1520.
1521.
1522.
1523.
1524.
1525.
1526.
1527.
1528.
1529.
1530.
1531.
1532.
1533.
1534.
1535.
1536.
1537.
1538.
1539.
1540.
1541.
1542.
1543.
1544.
1545.
1546.
1547.
1548.
1549.
1550.
1551.
1552.
1553.
1554.
1555.
1556.
1557.
1558.
1559.
1560.
1561.
1562.
1563.
1564.
1565.
1566.
1567.
1568.
1569.
1570.
1571.
1572.
1573.
1574.
1575.
1576.
1577.
1578.
1579.
1580.
1581.
1582.
1583.
1584.
1585.
1586.
1587.
1588.
1589.
1590.
1591.
1592.
1593.
1594.
1595.
1596.
1597.
1598.
1599.
1600.
1601.
1602.
1603.
1604.
1605.
1606.
1607.
1608.
1609.
1610.
1611.
1612.
1613.
1614.
1615.
1616.
1617.
1618.
1619.
1620.
1621.
1622.
1623.
1624.
1625.
1626.
1627.
1628.
1629.
1630.
1631.
1632.
1633.
1634.
1635.
1636.
1637.
1638.
1639.
1640.
1641.
1642.
1643.
1644.
1645.
1646.
1647.
1648.
1649.
1650.
1651.
1652.
1653.
1654.
1655.
1656.
1657.
1658.
1659.
1660.
1661.
1662.
1663.
1664.
1665.
1666.
1667.
1668.
1669.
1670.
1671.
1672.
1673.
1674.
1675.
1676.
1677.
1678.
1679.
1680.
1681.
1682.
1683.
1684.
1685.
1686.
1687.
1688.
1689.
1690.
1691.
1692.
1693.
1694.
1695.
1696.
1697.
1698.
1699.
1700.
1701.
1702.
1703.
1704.
1705.
1706.
1707.
1708.
1709.
1710.
1711.
1712.
1713.
1714.
1715.
1716.
1717.
1718.
1719.
1720.
1721.
1722.
1723.
1724.
1725.
1726.
1727.
1728.
1729.
1730.
1731.
1732.
1733.
1734.
1735.
1736.
1737.
1738.
1739.
1740.
1741.
1742.
1743.
1744.
1745.
1746.
1747.
1748.
1749.
1750.
1751.
1752.
1753.
1754.
1755.
1756.
1757.
1758.
1759.
1760.
1761.
1762.
1763.
1764.
1765.
1766.
1767.
1768.
1769.
1770.
1771.
1772.
1773.
1774.
1775.
1776.
1777.
1778.
1779.
1780.
1781.
1782.
1783.
1784.
1785.
1786.
1787.
1788.
1789.
1790.
1791.
1792.
1793.
1794.
1795.
1796.
1797.
1798.
1799.
1800.
1801.
1802.
1803.
1804.
1805.
1806.
1807.
1808.
1809.
1810.
1811.
1812.
1813.
1814.
1815.
1816.
1817.
1818.
1819.
1820.
1821.
1822.
1823.
1824.
1825.
1826.
1827.
1828.
1829.
1830.
1831.
1832.
1833.
1834.
1835.
1836.
1837.
1838.
1839.
1840.
1841.
1842.
1843.
1844.
1845.
1846.
1847.
1848.
1849.
1850.
1851.
1852.
1853.
1854.
1855.
1856.
1857.
1858.
1859.
1860.
1861.
1862.
1863.
1864.
1865.
1866.
1867.
1868.
1869.
1870.
1871.
1872.
1873.
1874.
1875.
1876.
1877.
1878.
1879.
1880.
1881.
1882.
1883.
1884.
1885.
1886.
1887.
1888.
1889.
1890.
1891.
1892.
1893.
1894.
1895.
1896.
1897.
1898.
1899.
1900.
1901.
1902.
1903.
1904.
1905.
1906.
1907.
1908.
1909.
1910.
1911.
1912.
1913.
1914.
1915.
1916.
1917.
1918.
1919.
1920.
1921.
1922.
1923.
1924.
1925.
1926.
1927.
1928.
1929.
1930.
1931.
1932.
1933.
1934.
1935.
1936.
1937.
1938.
1939.
1940.
1941.
1942.
1943.
1944.
1945.
1946.
1947.
1948.
1949.
1950.
1951.
1952.
1953.
1954.
1955.
1956.
1957.
1958.
1959.
1960.
1961.
1962.
1963.
1964.
1965.
1966.
1967.
1968.
1969.
1970.
1971.
1972.
1973.
1974.
1975.
1976.
1977.
1978.
1979.
1980.
1981.
1982.
1983.
1984.
1985.
1986.
1987.
1988.
1989.
1990.
1991.
1992.
1993.
1994.
1995.
1996.
1997.
1998.
1999.
2000.
2001.
2002.
2003.
2004.
2005.
2006.
2007.
2008.
2009.
2010.
2011.
2012.
2013.
2014.
2015.
2016.
2017.
2018.
2019.
2020.
2021.
2022.
2023.
2024.
2025.
2026.
2027.
2028.
2029.
2030.
2031.
2032.
2033.
2034.
2035.
2036.
2037.
2038.
2039.
2040.
2041.
2042.
2043.
2044.
2045.
2046.
2047.
2048.
2049.
2050.
2051.
2052.
2053.
2054.
2055.
2056.
2057.
2058.
2059.
2060.
2061.
2062.
2063.
2064.
2065.
2066.
2067.
2068.
2069.
2070.
2071.
2072.
2073.
2074.
2075.
2076.
2077.
2078.
2079.
2080.
2081.
2082.
2083.
2084.
2085.
2086.
2087.
2088.
2089.
2090.
2091.
2092.
2093.
2094.
2095.
2096.
2097.
2098.
2099.
2100.
2101.
2102.
2103.
2104.
2105.
2106.
2107.
2108.
2109.
2110.
2111.
2112.
2113.
2114.
2115.
2116.
2117.
2118.
2119.
2120.
2121.
2122
```

AiM Simulator MemorySystem Function

❑ MemorySystem: aim_dram_system.cpp – tick()

```
1. void tick() override {                                abcd
2.
```

```
    •
    •
    •
}
```

```
264.     if (m_clk % m_controllers[0]->get_clock_ratio() == 0) {
265.         m_dram->tick();
266.         for (auto controller : m_controllers) {
267.             controller->tick();
268.         }
269.     }
270.
271.     m_clk++;
272. };
```