EE2510 Productivity Tools for IC Design & Technology RTL Synthesis Project

Anagha Balaji - EE22BTECH11204 Rayi Giri Varshini - EE22BTECH11215


Objective: The aim of the assignment is to gain hands-on experience with RTL synthesis tools for IC Design. Analyze area, timing, and power metrics across different process corners and frequencies and automate synthesis execution and report parsing using scripts. Also, to identify the critical sub-blocks (most power/area consuming) and cell usage from netlists.

RTL Designs/benchmarks to be synthesized for the synthesis corners slow, fast, slow_hvt, fast hvt, slow lvt, fast hvt for frequencies 100 MHz and 400 MHz with a duty cycle of 50%:

1. ISCAS-85: 1 design

CEP: 2 designs
 ITC99: 2 designs
 UART: 3 designs

5. CUSTOM: 2 designs



In the terminal, ssh dic_lab_17@192.168.88.31 (password: icdtgirls) created one folder for each benchmark with synthesis corners and gave the inputs as shown. Entering into the ssh server:

```
girivarshini@LAPTOP-H6IH7D9I:/mnt/c/Users/Asus$ cd ~ girivarshini@LAPTOP-H6IH7D9I:~$ ssh dic_lab_17@192.168.88.31 dic_lab_17@192.168.88.31's password: Last login: Sun Nov 24 16:10:15 2024 from 10.8.82.114 [dic_lab_17@DIGITAL-SERVER ~]$ |
```

The created folders using the mkdir command:

Step-1: 8 benchmarks (without custom), with only fast and slow libraries For ISCAS-85, add RTL code to the directory.

Made folders called reports and netlists to store the outputs.

Similarly, following the other 7 benchmarks for 100 MHz and 400 MHz frequency with a duty cycle of 50% each for slow and fast process corners. Executing the synthesis using scripts. Similarly, it is now extended to step 2.

Step 2: 8 benchmarks (without custom), with all 6 libraries. Using slow, fast, slow_hvt, fast_hvt, slow lvt, fast lvt for the 8 designs.

Similarly, it is now extended to step 3.

Step 2: 10 benchmarks with all 6 libraries. Using slow, fast, slow_hvt, fast_hvt, slow_lvt, fast_lvt for the 10 designs.

After the log files are generated, we compare them for the 3rd step using automation. In Step 3, all the files, including custom ones, are synthesized.

All 12 are executed and compared below.

A single command is used to make 10 directories instead of making them individually. mkdir folder1 folder2 folder3 folder4 folder5 folder6 folder7 folder8 folder9 folder10

For iscas_85 (c6288.v):

Synthesis file: synthesize_c6288.tcl

```
set_db init_lib_search_path {/DIG_DESIGN/INTERNS/PDK_DIC}
set_db init_hdl_search_path {/DIG_DESIGN/INTERNS/dic_lab_17/iscas_85}
read_libs fast_vdd1v0_basicCells.lib
read_hdl -language v2001 c6288.v
set corners {slow fast fast_hvt slow_hvt fast_lvt slow_lvt}
set frequencies {100 400}
elaborate
percare_crotx -period 10 [get_ports clk]
read_sdc {/DIG_DESIGN/INTERNS/dic_lab_17/iscas_85/constraints_100MHz.sdc}
} else {
                        read_sdc {/DIG_DESIGN/INTERNS/dic_lab_17/iscas_85/constraints_400MHz.sdc}
               set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
               syn_generic
syn_map
syn_opt
               report_timing > "reports/report_timing_${corner}_${freq}.rpt"
report_power > "reports/report_power_${corner}_${freq}.rpt"
report_area > "reports/report_area_${corner}_${freq}.rpt"
write_hdl > "netlists/c6288_out_${corner}_${freq}.v"
write_hdl > "netlists/c6288_out_${corner}_${freq}.v"
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split > "netlists/delays_${corner}_${freq}.sdf"
```

Constraints files: constraints_100MHz.sdc

```
set_input_delay -max 2 -min 1 [get_pins c6288/N1 c6288/N13 c6288/N35 c6288/N52 c6288/N69 c6288/N196 c6288/N136 c6288/N129 c6288/N137 c6288/N137 c6288/N137 c6288/N136 c6288/N296 c6288/N229 c6288/N296 c6288/N296 c6288/N296 c6288/N296 c6288/N368 c6288/N368 c6288/N375 c6288/N392 c6288/N499 c6288/N446 c6288/N448 c6288/N448 c6288/N448 c6288/N448 c6288/N368 c6288/N368 c6288/N378 c6288/N399 c6288/N399 c6288/N368 c6288/N368
  et_output_delay -max 2 -min : [get_pins c6288/N545 c6288/N1581 c6288/N1991 c6288/N2223 c6288/N2548 c6288/N297 c6288/N3211 c6288/N3552 c6288/N3895 c6288/N4946 c6288/N4946 c6288/N3895 c6288/N529 c6288
  reate_clock -period 10 -name clk [get_ports clk]
```

constraints 400MHz.sdc

```
ket input delay -max 2 -min 1 [get_pins c6288/N1 c6288/N18 c6288/N35 c6288/N52 c6288/N66 c6288/N66 c6288/N190 c6288/N190 c6288/N190 c6288/N190 c6288/N190 c6288/N190 c6288/N190 c6288/N190 c6288/N190 c6288/N290 c6288/N290 c6288/N290 c6288/N290 c6288/N391 c6288/N391 c6288/N392 c6288/N392 c6288/N392 c6288/N392 c6288/N490 c6288/N5971 c6288/N597
```

Area report:

```
______
 Generated by:
                      Genus(TM) Synthesis Solution 20.10-p001_1
                      Nov 28 2024 06:08:18 pm
 Generated on:
 Module:
                      c6288
 Operating conditions:
                      PVT_1P1V_0C (balanced_tree)
 Wireload mode:
                      enclosed
                      timing library
 Area mode:
Instance Module Cell Count Cell Area Net Area
                                             Total Area
                                                        Wireload
                    1114
                          2059.182
                                      0.000
                                               2059.182 <none> (D)
 (D) = wireload is default in technology library
```

```
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print $5}' report_area_*.rpt | paste -d '\t' - - - - - - 2059.182 2118.348 2003.436 2079.018 2059.866 2063.970 2327.994 1966.842 2038.662 2064.654 2056.788 2056.104
```

Area for different library corners for fixed frequency

```
awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_100.rpt | paste -d '\t' - - - awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_400.rpt | paste -d '\t' - - -
```

```
| Teport_area_tast_cvt_400.rpt | Teport_power_tast_400.rpt | Teport_power_stow_int_400.rpt | Teport_area_tast_vvt_400.rpt |
```

Area for different frequencies for fixed library

awk 'FNR==12 {print FILENAME, "\t", \$5}' report_area_fast_[1,4]00.rpt | paste -d '\t' - - -

```
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_[1,4]00.rpt | paste -d '\t' - - report_area_fast_100.rpt | 2059.182 report_area_fast_400.rpt | 2118.348 [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_[1,4]00.rpt | paste -d '\t' - - report_area_slow_100.rpt | 2327.994 report_area_slow_400.rpt | 1966.842 [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_lvt_[1,4]00.rpt | paste -d '\t' - - report_area_fast_lvt_100.rpt | 2059.866 report_area_fast_lvt_400.rpt | 2063.970 [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_lvt_[1,4]00.rpt | paste -d '\t' - - report_area_slow_lvt_100.rpt | 2056.788 report_area_slow_lvt_400.rpt | 2056.104 [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_hvt_[1,4]00.rpt | paste -d '\t' - - report_area_fast_hvt_100.rpt | 203.436 report_area_fast_hvt_400.rpt | 2079.018 [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_hvt_[1,4]00.rpt | paste -d '\t' - - report_area_fast_hvt_100.rpt | 2038.662 report_area_fast_hvt_400.rpt | 2079.018 [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_hvt_[1,4]00.rpt | paste -d '\t' - - report_area_slow_hvt_100.rpt | 2038.662 report_area_slow_hvt_400.rpt | 2064.654
```

Power report:

```
Instance: /c6288
Power Unit: W
PDB Frames: /stim#0/frame#0
    Category
                     Leakage
                                  Internal
                                              Switching
                                                                Total
                                                                         Row%
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                                        0.00%
     memory
                                                         0.00000e+00
                                                         0.00000e+00
    register
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                                        0.00%
       latch
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
       logic
                 1.19092e-07
                              5.03207e-04
                                            1.76392e-04
                                                         6.79717e-04
                                                                      100.00%
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
       bbox
                                                         0.00000e+00
                                                                        0.00%
       clock
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
        pad
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
    Subtotal
                 1.19092e-07
                              5.03207e-04
                                            1.76392e-04
                                                         6.79717e-04 100.00%
  Percentage
                       0.02%
                                    74.03%
                                                 25.95%
                                                              100.00% 100.00%
```

Power for different library corners for fixed frequency

awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_*_100.rpt | paste -d '\t' - - - awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_*_400.rpt | paste -d '\t' - - -

```
[dic_lab_17@DIGITAL_SERVER reports]$ awk 'FNR==10 {print FILENAME, "\t", $5}' report_power_*_100.rpt | paste -d '\t' - - report_power_fast_100.rpt | 6.79717e-04 report_power_fast_hvt_100.rpt | 7.44839e-04 report_power_fast_lvt_100.rpt | 9.34449e-04 report_power_slow_hvt_100.rpt | 8.75585e-04 report_power_slow_lvt_100.rpt | 9.48697e-04 [dic_lab_17@DIGITAL_SERVER reports]$ awk 'FNR==10 {print FILENAME, "\t", $5}' report_power_*_100.rpt | paste -d '\t' - - report_power_slow_lvt_100.rpt | 9.48697e-04 repo
```

Power for different frequencies for fixed library

awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_fast_[1,4]00.rpt | paste -d '\t' - - -

```
[dic_lab_17@DIGITAL_SERVER reports]$ awk 'FNR==10 {print FILENAME, "\t", $$}' report_power_fast_[1,4]00.rpt | paste -d '\t' - - report_power_fast_100.rpt | 6.79717e-04 report_power_fast_400.rpt | 6.74901e-04 | 6.
```


Timing Report:


```
| Generated by: Genus(Th) Synthesis Solution 20.10-p001_1
| Generated by: Genus(Th) Synthesis Solution 20.10-p001_1
| Generated on: Mov 29 2020 85:52:17 am
| Hodute: Fir,filter: Fir,filt
```

```
[dic_lab_17@DIGITAL-SERVER reports]$ awk '/Slack:=/ {print FILENAME, "\t" $2}' report_timing_*_100.rpt
report_timing_fast_100.rpt
report_timing_fast_hvt_100.rpt
report_timing_fast_lvt_100.rpt
                                        8200
                                        8200
                                        8200
report_timing_slow_100.rpt
report_timing_slow_hvt_100.rpt
                                        8165
                                        8200
report_timing_slow_lvt_100.rpt
                                        8200
 [dic_lab_17@DIGITAL-SERVER reports]$ awk '/Slack:=/ {print FILENAME, "\t" $2}' report_timing_*_400.rpt
 report_timing_fast_400.rpt
                                        691
 report_timing_fast_hvt_400.rpt
report_timing_fast_lvt_400.rpt
                                        691
                                        691
 report_timing_slow_400.rpt
                                        701
 report_timing_slow_hvt_400.rpt
                                        691
 report_timing_slow_lvt_400.rpt
                                        691
  [dic_lab_17@DIGITAL-SERVER reports]$
```

The results are displayed in the table and are also plotted:

Freq	Lib	Area	Power
100MHz	fast	2059.182	6.80E-04
	slow	2327.994	1.15E-03
	fast_hvt	2003.432	7.45E-04
	slow_hvt	2038.662	8.76E-04
	fast_lvt	2059.886	9.34E-04
	slow_lvt	2056.778	9.45E-04
400MHz	fast	2118.348	6.75E-04
	slow	1966.842	9.27E-04
	fast_hvt	2079.018	8.02E-04
	slow_hvt	2064.654	9.13E-04
	fast_lvt	2063.97	9.41E-04
	slow_lvt	2056.104	9.44E-04





There is no timing for iscas_85 as there is no clock in the code. Count cells:

```
INVXL g25356(.A (n_1426) .Y (N6260);
ADDHX1 g25357_3680(.A (n_1368), B (n_1424), .CO (n_1425), S (n_1426));
OR2X1 g25358_1617(.A (n_1365), B (n_1421), Y (n_1424));
INVXL g25360_2882(.A (n_1365), B (n_1429), .CO (n_1421), S (n_1422));
ADDHX1 g25360_2882(.A (n_1366), B (n_1429), .CO (n_1421), S (n_1421);
OR2X1 g25361_1705(.A (n_1369), B (n_1417), Y (n_1420));
INVXL g25362(.A (n_1418), Y (N6240));
ADDHX1 g25365_35122(.A (n_1370), B (n_1416), .CO (n_1417), S (n_1418));
INVXL g25365(.A (n_1414), Y (N6240));
ADDHX1 g25366_7618(.A (n_1373), B (n_1413), Y (n_1416));
INVXL g25366_7618(.A (n_1373), B (n_1412), .CO (n_1413), S (n_1414));
OR2X1 g25366_76(.A (n_1414), Y (N6220));
ADDHX1 g25366_1708(.A (n_1371), B (n_1402), Y (n_1412));
INVXL g25366(.A (n_1410), Y (N6220));
ADDHX1 g25370_518(.A (n_1375), B (n_1408), .CO (n_1409), S (n_1410));
OR2X1 g25370_518(.A (n_1375), B (n_1404), .CO (n_1406), S (n_1406));
OR2X1 g25371_A (n_1406), Y (N6210));
INVXL g25371_A (n_1406), Y (N6210));
ADDHX1 g25371_A (n_1402), Y (N6200));
ADDHX1 g25371_A (n_1402), Y (N6200));
ADDHX1 g25371_A (n_1402), Y (N6200));
ADDHX1 g25371_B916(.A (n_1378), B (n_1400), .CO (n_1401), S (n_1402), S (n_1402), Y (N6200));
ADDHX1 g25371_A (n_1304), Y (N6200));
ADDHX1 g25380_A (n_1304), Y (N6200);
ADDHX1 g25380_A (n_1300), B (n_1309), Y (n_1309));
INVXL g25380_A (n_1300), B (n_1308), Y (n_1309));
INVXL g25380_A (n_1300), P (N6100));
INVXL g25380_A (n_1300), P (N6100));
ADDHX1 g25380_A (n_1300), B (n_1308), Y (n_1300));
INVXL g25380_A (n_1300), P (N6100));
INVXL g25380_A (n_1300), P (N6100));
ADDHX1 g25380_A (n_1300), P (N6100));
ADDHX1 g25380_A (n_1300), P (N6100), P (N6100);
ADDHX1 g25380_A (n_1300), P (N61000), P (N61000);
ADDHX1 g25380_A (n_1300), P (N61000), P (N61000
```

count_cell.sh

```
[dic_lab_17@DIGITAL-SERVER netLists]$ vim count_cells.sh
[dic_lab_17@DIGITAL-SERVER netLists]$ chmod +x count_cells.sh
[dic_lab_17@DIGITAL-SERVER netLists]$ ./count_cells.sh

Cell Type Counts:

### ANDEXI

### ANDEXI
```

Most power-consuming sub-block within each benchmark:

```
[dic_lab_17@DIGITAL-SERVER netlists]$ chmod +x max_power_subblock.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ ./max_power_subblock.sh
Processing Power Report: /DIG_DESIGN/INTERNS/dic_lab_17/iscas_85/reports/report_power_fast_100.rpt
Most Power Consuming Sub-Block: logic 6.79717e-04
[dic_lab_17@DIGITAL-SERVER netlists]$ |
```

Most area-consuming sub-block within each benchmark:

```
[dic_lab_17@DIGITAL-SERVER netlists]$ vim max_area_subblock.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ chmod +x max_area_subblock.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ ./max_area_subblock.sh
Processing Area Report: /DIG_DESIGN/INTERNS/dic_lab_17/iscas_85/reports/report_hier_area_fast_100.rpt
Most Area Consuming Sub-Block: c6288_0.000 2059.182
```

For cep_fir_filter (FIR_filter.v):

Constraints files: constraints_100MHz.sdc

```
set_input_delay -max 2 -min 1 [get_pins FIR_filter/inData FIR_filter/reset]
set_output_delay -max 2 -min 1 [get_pins FIR_filter/outData]
create_clock -period 10 [get_pins clk]
```

constraints 400MHz.sdc

```
set_input_delay -max 2 -min 1 [get_pins FIR_filter_firBlock_left/X FIR_filter_firBlock_right/X]
set_output_delay -max 2 -min 1 [get_pins FIR_filter/outData]
create_clock -period 2.5 -name clk [get_pins clk]
```

Area report:

```
______
Generated by: Genus(TM) Synthesis Solution 20.10-p001_1
Generated on: Nov 29 2024 05:52:18 am
Module: FIR_filter
Operating conditions: PVT_1P1V_0C (balanced_tree)
Wireload mode: enclosed
Area mode:
                         timing library
Area mode:
                                                        Cell Count Cell Area Net Area Total Area Wireload
         Instance
                                       Module
                                                                      5052.708
                                                                                              5052.708 <none> (D)
                                                               1021
                                                                                    0.000
my_FIR_filter_firBlock_left FIR_filter_firBlock_left
                                                                829
                                                                      4205.232
                                                                                    0.000
                                                                                              4205.232 <none> (D)
(D) = wireload is default in technology library
```

Area for different library corners for fixed frequency

```
[dic_lab_17@DIGITAL_SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_100.rpt | paste -d '\t' - - - report_area_fast_100.rpt | 5052.708 report_area_fast_lvt_100.rpt | 5052.708 report_area_fast_lvt_100.rpt | 5052.708 report_area_slow_lvt_100.rpt | 5052.708 report_a
```

Area for different frequencies for fixed library

```
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_[1,4]00.rpt | paste -d '\t' - - report_area_fast_100.rpt | 5052.708 report_area_fast_400.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_[1,4]00.rpt | paste -d '\t' - - report_area_slow_100.rpt | 5074.938 report_area_slow_400.rpt | 5051.340 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_lvt_[1,4]00.rpt | paste -d '\t' - - report_area_fast_lvt_100.rpt | 5052.708 report_area_fast_lvt_400.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_fast_hvt_100.rpt | paste -d '\t' - - report_area_fast_hvt_100.rpt | 5052.708 report_area_fast_hvt_400.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_lvt_[1,4]00.rpt | paste -d '\t' - - report_area_slow_lvt_100.rpt | 5052.708 report_area_slow_lvt_400.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_lvt_[1,4]00.rpt | paste -d '\t' - - report_area_slow_lvt_100.rpt | 5052.708 report_area_slow_lvt_400.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_hvt_[1,4]00.rpt | paste -d '\t' - - report_area_slow_lvt_100.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_slow_hvt_[1,4]00.rpt | paste -d '\t' - - report_area_slow_hvt_100.rpt | 5052.708 | report_area_slow_hvt_100.rpt | 5050.656 | [dic_lab_17@DIGITAL-SERVER reports]$ report_area_slow_hvt_100.rpt | 5050.656 | [dic_lab_17@D
```

Power report:


```
Instance: /FIR_filter
Power Unit: W
PDB Frames: /stim#0/frame#0
    Category
                                  Internal
                                              Switching
                                                                Total
                                                                         Row%
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
     memorv
    register
                 1.69918e-07
                              2.74474e-04
                                            1.95251e-05
                                                         2.94169e-04
                                                                       64.48%
       latch
                 0.00000e+00
                              0.00000e+00
                                              .00000e+00
                                                         0.00000e+00
                                                                        0.00%
       logic
                 1.49175e-07
                               1.07990e-04
                                            3.79586e-05
                                                          1.46098e-04
                                                                       32.02%
                 0.00000e+00
0.00000e+00
                              0.00000e+00
        bbox
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
                                            1.59357e-05
                                                         1.59357e-05
       clock
                              0.00000e+00
                                                                        3.49%
                 0.00000e+00
                              0.00000e+00
                                            0.00000e+00
                                                         0.00000e+00
                                                                        0.00%
        pad
                 0.00000e+00
                                            0.00000e+00
                              0.00000e+00
                                                         0.00000e+00
    Subtotal
                 3 190936-07
                              3 82U6Ue-0U
                                            7 3U19Ue-05 U 56203e-0U 99 99%
 Percentage
                                    83.84%
                       0.07%
                                                 16.09%
                                                              100.00% 100.00%
```

Power for different library corners for fixed frequency


```
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==10 {print FILENAME, "\t", $5}' report_power_*_100.rpt | paste -d '\t' - - - report_power_fast_100.rpt | 1.45580e-04 report_power_fast_100.rpt | 1.45580e-04 report_power_fast_lvt_100.rpt | 1.45580e-04 report_power_fast_lvt_100.rpt | 1.45580e-04 report_power_fast_lvt_100.rpt | 1.45580e-04 report_power_slow_lvt_100.rpt | 1.45580
```


Power for different frequencies for fixed library


Timing Report:




Freq	Lib	Area	Power
100MHz	fast	5052.708	1.46E-04
	slow	5074.938	1.46E-04
	fast_hvt	5052.708	1.46E-04
	slow_hvt	5052.708	1.46E-04
	fast_lvt	5052.708	1.46E-04
	slow_lvt	5052.708	1.46E-04
400MHz	fast	5050.656	5.79E-04
	slow	5051.34	5.80E-04
	fast_hvt	5050.656	5.79E-04
	slow_hvt	5050.656	5.79E-04
	fast_lvt	5050.656	5.79E-04
	slow_lvt	5050.656	5.79E-04









Α	В	С
Freq	Lib	Timing
100MHz	fast	8200
	slow	8165
	fast_hvt	8200
	slow_hvt	8200
	fast_lvt	8200
	slow_lvt	8200
400MHz	fast	691
	slaw	701
	fast_hvt	691
	slow_hvt	691
	fast_lvt	691
	slow_lvt	691

Count:

```
[dic_lab_17@DIGITAL_SERVER netlists]$ vim count_cell.sh
[dic_lab_17@DIGITAL_SERVER netlists]$ chmod +x count_cell.sh
[dic_lab_17@DIGITAL_SERVER netlists]$ ./count_cell.sh

Cell Type Counts:

431 ADDHX1
224 NAND2XL
208 OR2X1
33 NOR2XL
30 INVXL
27 AOI21XL
16 OAI2BBIX1
16 OAI21XL
16 NAND3XL
2 AND2XL
1 module
1 OA21X1
1 NOR2BX1
1 NOR2BX1
1 AOI31X1
1 AND2X1
```

Most power-consuming sub-block within each benchmark:

```
[ult_tab_1/@DLB17AL-SERVER nettists]$ climou +x max_power.sn

[dic_lab_17@DIGITAL-SERVER nettists]$ ./max_power.sh

Processing Power Report: /DIG_DESIGN/INTERNS/dic_lab_17/cep_fir_filter/reports/report_power_fast_100.rpt

Most Power Consuming Sub-Block: register 2.93375e-04

[dic_lab_17@DIGITAL-SERVER_pot]ists]$ ls
```

Most area-consuming sub-block within each benchmark:

```
[dic_lab_17@DIGITAL-SERVER netlists]$ vim max_area.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ chmod +x max_area.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ ./max_area.sh
Processing Area Report: /DIG_DESIGN/INTERNS/dic_lab_17/cep_fir_filter/reports/report_area_fast_100.rpt
Most Area Consuming Sub-Block: my_FIR_filter_firBlock_left 4205.232
```

For cep_fir_filter (IIR_filter.v):

```
Similarly, an IIR Filter was done.
  set_db init_lib_search_path {/DIG_DESIGN/INTERNS/PDK_DIC}
set_db init_hdl_search_path {/DIG_DESIGN/INTERNS/dic_lab_17/cep_iir_filter}
read_libs fast_vdd1v0_basicCells.lib
read_hdl -language v2001 IIR_filter.v
    et corners {slow fast fast_hvt slow_hvt fast_lvt slow_lvt}
et frequencies {100 400}
   elaborate
              ate
h corner $corners {
reach freq $frequencies {
    if {$freq == 100} {
        create_clock -period 10 [get_ports clk]
        read_sdc {/DIG_DESIGN/INTERNS/dic_lab_17/cep_iir_filter/constraints_100MHz.sdc}
    } else {
                       ise {
create_clock -period 2.5 [get_ports clk]
read_sdc {/DIG_DESIGN/INTERNS/dic_lab_17/cep_iir_filter/constraints_400MHz.sdc}
                 set_db syn_generic_effort medium
                 set_db syn_map_effort medium
set_db syn_opt_effort medium
                 syn_generic
syn_map
syn_opt
                 report_timing > "reports/report_timing_${corner}_${freq}.rpt"
report_power > "reports/report_power_${corner}_${freq}.rpt"
report_area > "reports/report_area_${corner}_${freq}.rpt"
write_hdl > "netLists/co288_out_${corner}_${freq}.v"
write_hdl > "netLists/co288_out_${corner}_${freq}.v"
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split > "netLists/delays_${corner}_${freq}.sdf"
    set_input_delay -max 2 -min 1 [get_pins IIR_filter/X IIR_filter/reset]
set_output_delay -max 2 -min 1 [get_pins IIR_filter/Y]
create_clock -period 10 [get_ports clk]
                                                        Genus(TM) Synthesis Solution 20.10-p001_1
      Generated by:
                                                       Nov 28 2024 06:30:43 pm
IIR_filter
       Generated on:
       Module:
      Operating conditions: PVT_1P1V_0C (balanced_tree)
Wireload mode: enclosed
       Area mode:
                                                        timing library
```

```
Instance
                                                    Module
                                                                           Cell Count Cell Area Net Area Total Area Wireload
IIR_filter
                                                                                             7643.700
4202.154
                                                                                                                            7643.700 <none> (D) 4202.154 <none> (D)
                                                                                   1730
                                                                                                               0.000
  my_IIR_filter_firBlock_left IIR_filter_firBlock_left
(D) = wireload is default in technology library
                                                                                    830
                                                                                                               0.000
```

```
Generated by: Genus(TM) Synthesis Solution 20.10-p001_1
Generated on: Nov 28 2024 06:30:43 pm
Module: IIR_filter
Operating conditions: PVT_IPIV_0C (balanced_tree)
Wireload mode: enclosed
Area mode: timing library
Path 1: MET (7847 ps) Setup Check with Pin my_IIR_filter_firBlock_right_firStep_reg[4][30]/CK->D
Group: clk
Startpoint: (R) my_IIR_filter_firBlock_left/Y_reg[0]/CK
Clock: (R) clk
Endpoint: (R) my_IIR_filter_firBlock_right_firStep_reg[4][30]/D
Clock: (R) clk
                  Capture
Clock Edge:+ 10000
Src Latency:+ 0
Net Latency:+ 0
Arrival:= 10000
                                                                                                    Launch
                                                                                                                   0
0
0 (I)
                                                                    0
0 (I)
              Required Time:=
Launch Clock:-
Data Path:-
Slack:=
                                                                    9979
0
                                                                    2132
7847
                                                                                                                                                                                                                                              Fanout Load Trans Delay Arrival Instance
(fF) (ps) (ps) (ps) Location
                                                         Timing Point
                                                                                                                                                     Flags
                                                                                                                                                                              Arc Edge
#------
my_IIR_filter_firBlock_left/Y_reg[0]/CK
my_IIR_filter_firBlock_left/Y_reg[0]/Q
g104171__6417/C0
g104168__7410/C0
g104162__9945/C0
g104156__7482/C0
g104145__1617/C0
g104137__8428/C0
g104121__9945/C0
g104121__9945/C0
g104110__8246/C0
"report_timing_fast_100.rpt" 88L, 8480C
                                                                                                                                                                            - R
CK->Q F
A->CO F
CI->CO F
                                                                                                                                                                                                                  (arrival)
DFFRHQX1
                                                                                                                                                                                                                                                       646
1
1
1
1
1
1
1
                                                                                                                                                                                                                                                                                                          0
51
20
42
43
43
43
43
                                                                                                                                                                                                                                                                                                                               0
51
71
114
157
200
244
287
330
                                                                                                                                                                                                                                                                   0.5
0.7
0.7
0.7
0.7
0.7
0.7
                                                                                                                                                                                                                  ADDHX1
ADDFX1
                                                                                                                                                                            CI->CO F
CI->CO F
CI->CO F
CI->CO F
                                                                                                                                                                                                                   ADDFX1
                                                                                                                                                                                                                  ADDFX1
ADDFX1
                                                                                                                                                                                                                  ADDFX1
ADDFX1
                                                                                                                                                                             CI->CO F
                                                                                                                                                                                                                   ADDFX1
                                                                                                                                                                                                                                                                                                                                374
```


Instance: /IIR_filter


Power Unit: W


register 2.52192e-07 4.19225e-04 2.86875e-05 4.48165e-04 61 latch 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0 logic 2.29066e-07 1.78783e-04 7.82493e-05 2.57262e-04 35 bbox 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0 clock 0.00000e+00 0.00000e+00 2.34498e-05 2.34498e-05 3 pad 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0		 0.00000e+00			
latch 0.00000e+00 0.000000e+00 0.000000e+00 0.000000e+00	magistan 2 52102a 07 /		0.000000+00	0.00000e+00	0.00%
logic 2.29066e-07 1.78783e-04 7.82493e-05 2.57262e-04 35 bbox 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0 clock 0.00000e+00 0.00000e+00 2.34498e-05 2.34498e-05 3 pad 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00	register 2.52192e-07 4	4.19225e-04	2.86875e-05	4.48165e-04	61.49%
bbox 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0. clock 0.00000e+00 0.00000e+00 2.34498e-05 2.34498e-05 3. pad 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0.	latch 0.00000e+00 (0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock 0.00000e+00 0.00000e+00 2.34498e-05 2.34498e-05 3 pad 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0	logic 2.29066e-07 3	1.78783e-04	7.82493e-05	2.57262e-04	35.30%
pad 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0	bbox 0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
	clock 0.00000e+00 (0.00000e+00	2.34498e-05	2.34498e-05	3.22%
nm	pad 0.00000e+00 (0.00000e+00	0.00000e+00	0.00000e+00	0.00%
piii 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00	pm 0.00000e+00 (0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal 4.81258e-07 5.98008e-04 1.30387e-04 7.28876e-04 100	Subtotal 4.81258e-07 !	 5 . 98008e-04	 1.30387e-04	7.28876e-04	 100.01%
Percentage 0.07% 82.05% 17.89% 100.00% 100	ercentage 0.07%	82.05%	17.89%	100.00%	100.00%


cep_th_filter cep_lir_filter faud_combinational faud_pipelined iscas_85 itC99_bit itC99_bit unrely u

Α	В	С	D
Freq	Lib	Area	Power
100MHz	fast	7643.7	2.34E-05
	slow	7732.278	2.35E-05
	fast_hvt	7693.632	2.34E-05
	slow_hvt	7684.398	2.34E-05
	fast_lvt	7699.446	2.34E-05
	slow_lvt	7720.308	2.34E-05
400MHz	fast	7793.838	9.38E-05
	slow	7680.978	9.38E-05
	fast_hvt	7693.632	9.38E-05
	slaw_hvt	7723.044	9.38E-05
	fast_lvt	7762.374	9.38E-05
	slaw_lvt	7727.148	9.38E-05









ITC99:

| constraints_100MHz.scd constraints_100MHz.scd constraints_400MHz.scd netlists reports scripts synthesis_b14.tcl | cdic_lab_17@DIGITAL-SERVER ~/itc99_b14| \$ \text{ images in synthesis_b14.tcl | cdic_lab_17@DIGITAL-SERVER ~/itc99_b14| \$ \text{ images in synthesis_b14.tcl | cdic_lab_17@DIGITAL-SERVER ~/itc99_b14| \$ \text{ vim synthesis_b14.tcl | cdic_lab_17@DIGITAL-SERVER ~/itc99_b14| \$ \text{ vim synthesis_b14.tcl | cdic_lab_17@DIGITAL-SERVER ~/itc99_b14| \$ \text{ vim constraints_100MHz.scd } \$ \text{ constrain

Similar to the above ones, the .vhd files are executed, and the area and timing analysis are compared.

For UART (uart_rx):

```
[dic_lab_17@DIGITAL-SERVER ~/uart_rx]$ ls
constraints_100MHz.sdc data_sampling.v edge_bit_counter.v genus.cmd netlists reports stp_chk.v synthesis_uart_rx.tcl UART_RX.v
constraints_400MHz.sdc deserializer.v fv genus.log par_chk.v scripts strt_chk.v uart_rx_fsm.v
[dic lab 17@DIGITAL-SERVER ~/uart_rx]$ _
```

synthesis_uart_rx.tcl:

constraints 400MHz.sdc:

```
| set_input_delay -max 2 -min 1 [get_pins UART_RX/RST UART_RX/RX_IN UART_RX/Prescale UART_RX/parity_enable UART_TX/parity_type]
set_output_delay -max 2 -min 1 [get_pins UART_RX/P_DATA UART_RX/data_valid UART_RX/framing_error UART_RX/parity_error]
create_clock -period 2.5 [get_ports CLK]
~
~
```

constraints_100MHz.sdc:

```
[dic_lab_17@DIGITAL-SERVER ~]s to duart_rx
[dic_lab_17@DIGITAL-SERVER ~]s to duart_rx
[dic_lab_17@DIGITAL-SERVER ~]s to duart_rx
[dic_lab_17@DIGITAL-SERVER art_ry]s ts
[dic_lab_17@DIGITAL-SERVER art_ry]s ts
[dic_lab_17@DIGITAL-SERVER art_ry]s ts
[dic_lab_17@DIGITAL-SERVER art_ry]s ts
[dic_lab_17@DIGITAL-SERVER art_ry]s transparent and the control of the control of
```

```
Ιd
           ISev | Count |
                                                                  Message Text
  CPI-506
                       1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.
           Info
  PA-7
            Info
                          Resetting power analysis results.
                           All computed switching activities are removed.
           |Info
  SYNTH-5
                          Done mapping.
  SYNTH-7 |Info
                       1 |Incrementally optimizing.
         : Done incrementally optimizing. [SYNTH-8] : Done incrementally optimizing 'UART_RX'.
       flow.cputime flow.realtime timing.setup.tns timing.setup.wns
                                                                                snapshot
UM:*
                                                                                 syn_opt
Warning : Timing problems have been detected in this design. [TIM-11] : The design is 'UART_RX'.
Info
           Joules engine is used. [RPT-16]
           Joules engine is being used for the command report_power.
Info
        : ACTP-0001 Activity propagation started for stim#0 netlist UART_RX
Info
          ACTP-0001 Activity propagation ended for stim#0
Info
        : PWRA-0001 compute_power effective options
        : -mode : vectorless
        : -skip_propagation : 1
        : -frequency_scaling_factor : 1.0
: -use_clock_freq : stim
        : -stim :/stim#0
        : -fromGenus : 1
        : ACTP-0001 Timing initialization started
Info
        : ACTP-0001 Timing initialization ended
Info
Info : PWRA-0002 Skipping activity propagation due to -skip_ap option.... Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
        : analysis, ignored this option.
: PWRA-0002 Started 'vectorless' power computation.
Info
        : PWRA-0002 Finished power computation.
Info
        : PWRA-0007 Completed successfully.
Info
        : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power_slow_lvt_400.rpt
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
         : The design design:UART_RX should be mapped to get accurate area details.
#@ End verbose source ./synthesis_uart_rx.tcl
Normal exit.
[dic_lab_17@DIGITAL-SERVER ~/uart_rx]$ |
```

```
Area for different library corners for fixed frequency awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_100.rpt | paste -d '\t' - - - awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_400.rpt | paste -d '\t' - - - Power for different library corners for fixed frequency awk 'FNR==10 {print FILENAME, "\t", $5}' report_power_*_100.rpt | paste -d '\t' - - awk 'FNR==10 {print FILENAME, "\t", $5}' report_power_*_400.rpt | paste -d '\t' - -
```

For Custom (FADD_combinational):

```
[dic_lab_17@DIGITAL-SERVER ~]$ cd cep_fir_filter
[dic_lab_17@DIGITAL-SERVER cep_fir_filter]$ ls
FIR_filter.v genus.cmd1 genus.cmd14 genus.cmd3
constraints_100MHz.sdc genus.cmd10 genus.cmd15 genus.cmd4
                                                                                                       genus.cmd8
                                                                                                                             genus.log11
genus.log12
genus.log13
                                                                                                                                                  genus.log16 genus.log5 netlists
genus.log17 genus.log6 reports
genus.log2 genus.log7 scripts
                                                                                                       genus.log
genus.log1
 constraints_400MHz.sdc genus.cmd11 genus.cmd16 genus.cmd5
                                                                                                                              genus.log14
                                                                                                                                                   genus.log3
                                                                                                                                                                         genus.log8 synthesis_fir.tcl
                                        genus.cmd12 genus.cmd17
                                                                                   genus.cmd6
 genus.cmd genus.cmd13 genus.cmd2
[dic_lab_17@DIGITAL-SERVER cep_fir_filter]$|
                                                                                   genus.cmd7
                                                                                                        genus.log10
                                                                                                                             genus.log15
                                                                                                                                                   genus.log4
```

Constraints files: constraints_100MHz.sdc

```
set_input_delay -max 2 -min 1 [get_pins FADD/i_mode FADD/i_A FADD/i_B]
set_output_delay -max 2 -min 1 [get_pins FADD/o_res]
#create_clock -period 10 [get_ports CLK]
~
```

constraints 400MHz.sdc

```
set_input_delay -max 2 -min 1 [get_pins FADD/i_mode FADD/i_A FADD/i_B]
set_output_delay -max 2 -min 1 [get_pins FADD/o_res]
#create_clock -period 2.5 [get_ports CLK]
~
```

Area report:

```
______
                     Genus(TM) Synthesis Solution 20.10-p001 1
 Generated by:
 Generated on:
                    Nov 28 2024 09:04:39 pm
 Module:
                     FADD
 Operating conditions: PVT 1P1V 0C (balanced tree)
 Wireload mode:
                     enclosed
 Area mode:
                     timing library
Instance Module Cell Count Cell Area Net Area Total Area
                          95.760 0.000
FADD
                    40
                                             95.760 <none> (D)
 (D) = wireload is default in technology library
```

Area for different library corners for fixed frequency

```
awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_100.rpt | paste -d '\t' - - - awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_400.rpt | paste -d '\t' - - -
```

```
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME,
                                         95.760 report_area_fast_hvt_100.rpt
report_area_fast_100.rpt
                                                                                             95.760 report_area_fast_lvt_100.rpt
                                                                                                                                               95.760
report_area_slow_100.rpt 95.760 report_area_slow_hvt_100.rpt
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\
                                                                                     t 95.760 report_area_slow_lvt_100.rpt
"\t", $5}' report_area_*_400.rpt | paste -d '
t 95.760 report_area_fast_lvt_400.rpt
                                                                                                                                               95.760
report_area_fast_400.rpt
                                         95.760 report_area_fast_hvt_400.rpt
                                                                                                                                                95.760
 eport_area_slow_400.rpt
                                         95.760 report_area_slow_hvt_400.rpt
                                                                                            95.760 report_area_slow_lvt_400.rpt
                                                                                                                                                95.760
[dic_lab_17@DIGITAL-SERVER reports]$ _
```

Power report:


```
Instance: /FADD
Power Unit: W
PDB Frames: /stim#0/frame#0
                                           Switching
                   Leakage
                                                                    Row%
   Category
                               Internal
                                                            Total
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                   0.00%
     memory
                                                                   0.00%
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
   register
                                                                   0.00%
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
      latch
                5.69164e-09 1.21401e-06 0.00000e+00 1.21970e-06 100.00%
      logic
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                   0.00%
       bbox
                                                                   0.00%
      clock
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
        pad
                                                                   0.00%
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                   0.00%
                5.69164e-09 1.21401e-06 0.00000e+00 1.21970e-06 100.00%
   Subtotal
                      0.47%
                                 99.53%
                                               0.00%
                                                         100.00% 100.00%
 Percentage
```

Power for different library corners for fixed frequency awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_*_100.rpt | paste -d '\t' - - - awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_*_400.rpt | paste -d '\t' - - -

Timing Report:

There is no clock port, so there is no timing analysis

Freq	Lib	Area		Power
100MHz	fast	9	5.76	1.21E-06
	slow	9	5.76	1.21E-06
	fast_hvt	9	5.76	1.21E-06
	slow_hvt	9	5.76	1.21E-06
	fast_lvt	9	5.76	1.21E-06
	slow_lvt	9	5.76	1.21E-06
400MHz	fast	9	5.76	1.21E-06
	slow	9	5.76	1.21E-06
	fast_hvt	9	5.76	1.21E-06
	slow_hvt	g	5.76	1.21E-06
	fast_lvt	g	5.76	1.21E-06
	slow_lvt	g	5.76	1.21E-06



Count cells:

```
[dic_lab_17@DIGITAL-SERVER netlists]$ vim count_cells.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ chmod +x count_cells.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ ./count_cells.sh

Cell Type Counts:
    40 MX2XL
    1 module
    1 align_mantisa
    1 Result_and_exception
    1 Operation
    1 Normalization
    1 Extract
```

For Custom (FADD_pipelined):

Area for different library corners for fixed frequency


awk 'FNR==12 {print FILENAME, "\t", \$5}' report_area_*_100.rpt | paste -d '\t' - - - awk 'FNR==12 {print FILENAME, "\t", \$5}' report_area_*_400.rpt | paste -d '\t' - - -


```
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME, "\t", $5}' report_area_*_100.rpt | paste
                                                                               ot 95.760 report_area_fast_lvt_100.rpt
95.760 report_area_fast_lvt_100.rpt
"\t", $5}' report_area_*_400.rpt | paste -d
report_area_fast_100.rpt
report_area_slow_100.rpt
                                       95.760 report_area_fast_hvt_100.rpt
                                                                                                                                      95.760
                                       95.760 report_area_slow_hvt_100.rpt
                                                                                                                                      95.760
[dic_lab_17@DIGITAL-SERVER reports]$ awk 'FNR==12 {print FILENAME,
report_area_fast_400.rpt
                                       95.760 report_area_fast_hvt_400.rpt
                                                                                      95.760 report_area_fast_lvt_400.rpt
                                                                                                                                      95.760
report_area_slow_400.rpt
                                      95.760 report_area_slow_hvt_400.rpt
                                                                                      95.760 report_area_slow_lvt_400.rpt
                                                                                                                                      95.760
```


Power for different library corners for fixed frequency


awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_*_100.rpt | paste -d '\t' - - - awk 'FNR==10 {print FILENAME, "\t", \$5}' report_power_*_400.rpt | paste -d '\t' - - -

Freq	Lib	Area	Power
100MHz	fast	95.7	6 1.21E-06
	slow	95.7	6 1.21E-06
	fast_hvt	95.7	6 1.21E-06
	slow_hvt	95.7	6 1.21E-06
	fast_lvt	95.7	6 1.21E-06
	slow_lvt	95.7	6 1.21E-06
400MHz	fast	95.7	6 1.21E-06
	slow	95.7	6 1.21E-06
	fast_hvt	95.7	6 1.21E-06
	slow_hvt	95.7	6 1.21E-06
	fast_lvt	95.7	6 1.21E-06
	slow_lvt	95.7	6 1.21E-06









Count cells:

```
[dic_lab_17@DIGITAL-SERVER netlists]$ vim count_cells.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ chmod +x count_cells.sh
[dic_lab_17@DIGITAL-SERVER netlists]$ ./count_cells.sh
Cell Type Counts:
     40 MX2XL
      1 pipeline_res_out
      1 pipeline_op_norm
      1 pipeline_norm_res
      1 pipeline_extract_align
      1 pipeline_align_op
      1 module
      1 align_mantisa
      1 Result_and_exception
      1 Operation
      1 Normalization
      1 Extract
```

Workings and Observations:

We implemented an automated approach using awk, bash scripting, and regular expressions in Vim to streamline our analysis and minimize the time spent manually processing these reports. This allowed us to extract, compare, and visualize the key metrics for all six libraries across different process corners and frequency settings.

We automated this for all the other directories, i.e. cep_iir_filter, uart_tx, uart_top, itc99_b14, itc99_b15, and found the area, power, and timing reports, and using awk and bash commands. We automated the process to get the final reports and compared them with the process corners and frequencies. We also found out the maximum area and power-consuming sub-blocks and found the count of each cell type generated from the netlists.

We observed that the power increases with frequency, and timing decreases with an increase in frequency, and the area almost remained the same. If we had operated for a larger range, the area would have increased.

Key findings:

- 1. Power vs. Frequency:
 - We observed a clear trend that power consumption increases with frequency.
 This behavior is expected due to the higher switching activity and leakage currents that result from faster clock speeds. As the frequency increased, the dynamic power consumed by the cells in each sub-block increased proportionally.
- 2. Timing vs. Frequency:
 - In contrast, the timing (critical path delays) decreased with an increase in frequency. This is because higher frequencies often result in shorter propagation times due to faster switching times in transistors. However, in some cases, the critical path might saturate at higher frequencies, and additional optimizations may be needed to meet timing constraints.
- 3. Area Consistency:
 - Interestingly, the area remained almost constant across different frequencies.
 This is because the layout of the cells and their placement on the silicon chip are fixed during synthesis. However, if the frequency range was extended beyond the limits we tested (100MHz and 400MHz), the area might have increased due to the need for additional resources to handle higher performance demands.

We automated using 'awk' through the column processing as the generated reports are field-separated by spaces. We used bash scripts (.sh) to find the maximum area and

power-consuming blocks without opening the generated report files, which made the process faster.

We made a table of generated reports for all 6 libraries and the frequency corners (100MHz and 400MHz) through regular expression in Vim, which gave a proper list of tables, and then made plots. These Vim commands helped us automate things.