EE4120/EE4121 Introduction to Embedded Systems & Microcontrollers

Rayi Giri Varshini - EE22BTECH11215

Lab-1:

Goal: Generating a sine PWM using Timer and ADC input for amplitude.


To generate a Pulse Width Modulated (PWM) signal where a sine wave modulates the duty cycle. The amplitude of the sine wave will be dynamically controlled by an ADC (Analog to Digital Converter) input, allowing real-time adjustment based on an external signal. The generated PWM signal is verified using an oscilloscope to ensure that both the modulation and amplitude control are functioning as intended.

Board Used: Renesas FPB-RA6E1




PWM is a technique used to control the average voltage delivered to a load by varying the duty cycle. The duty cycle is the ratio of the high rime of the signal to tis total period. By modulating the duty cycle the output voltage can be controlled effectively. The ADC converts an external analog signal into a digital value. The digital value dynamically adjusts the amplitude of the sine wave. The General Purpose Timer (GPT) is used to generate the PWM signal.


A new project is created in e2studio with the bare metal minimal with Free RTOS template:




The pins are properly set:





The timer (GPT peripheral) is configured to output PWM channel 6 on pin P407 with a PWM output of 16kHz.






Adding the ADC module (r_adc), setting channel 0 for input, and configuring it to read from pin P001.








A sine wave is generated in the Excel sheet using the formula, and the real data sine is exported as an array to the e2studio.

Link to the excel sheet: TRenesas_sine

Sine == SIN(2*PI()*(A2/320))

Exported Data = INT(3125+3125*B2) =((period/2)+(period/2)*sine value)



Imported .csv data file

```
Ubantu-2204 > home > girivarshini > 1 sinereal2.csv

87 622. 763810,
88 622. 763871,
89 6244. 1712755,
90 6204. 778136,
91 6193. 163781,
92 6181. 679911,
93 6167. 713194,
94 6133. 186751,
95 6137. 500146,
96 6120. 659389,
97 6162. 670933,
98 6083. 541669,
96 6083. 5481669,
100 6041. 890467,
101 6019. 380446,
102 5995. 709066,
103 5971. 054874,
104 5945. 24976,
105 5918. 364149,
106 5880. 488842,
107 5880. 28873,
110 5784. 1943244,
111 5784. 963474,
112 5780. 827337,
113 5695. 7094274,
114 5629. 604215,
115 5592. 54639,
116 5592. 543197,
117 5515. 669194,
118 5475. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 7593,
110 5435. 60878,
110 5435. 60878,
120 5393. 373248,
```

Starting both timer and ADC with interrupts enabled. In the timer interrupt service routine (ISR), values from the sine wave array are assigned to the duty cycle in a linear loop.

The code for ADC_Thread_entry.c:

```
Project Explorer X 🕒 🥰 🍞 🖇 🗀 🏥 [Lab_1_PWM_A...
                                                                                                                                                                                                              (Renesas_Lab...
                                                                                                                                                                                                                                                                        | Renesas_Lab... | MADC_Thread.c | MADC_Thread_e... × | MacThread_e... × | MacThread_e...
            ✓ ⑦ Developer Assistance
                    > 🤻 HAL/Common
                    ∨ @ ADC Thread
                            > # g_adc0 ADC (r_adc)

→ ⊕ g_timer0 Timer, General PWM

                                  ∨ ■ fsp_err_t R_GPT_Open(timer
                                                  March Call R GPT Open()
                                                                                                                                                                                                  evoid ADC Thread entry(void *pvParameters)

✓ ■ fsp err t R GPT Stop(timer)

                                                  Call R_GPT_Stop()
                                                                                                                                                                                                                       FSP_PARAMETER_NOT_USED (pvParameters);
R_ADC_Open(&g_adc0_ctrl, &g_adc0_cfg);
R_ADC_ScanCfg(&g_adc0_ctrl, &g_adc0_channel_cfg);
                                   ✓ ● fsp_err_t R_GPT_Start(timer_
                                                Call R_GPT_Start()
                                   ∨ ● fsp_err_t R_GPT_Reset(timer
                                                                                                                                                                                                                       R_GPT_Open(&g_timer0_ctrl, &g_timer0_cfg);
R_GPT_Enable(&g_timer0_ctrl);
R_GPT_Start(&g_timer0_ctrl);
                                                  Mark Call R_GPT_Reset()
                                   ∨ ● fsp_err_t R_GPT_Enable(time
                                                  Call R GPT Enable()
                                                                                                                                                                                                                        /* TODO: add your own code here */
while (1)

✓ ■ fsp_err_t R_GPT_Disable(tim)

                                                  Call R_GPT_Disable()
                                     ✓ ● fsp_err_t R_GPT_PeriodSet(ti
                                                                                                                                                                                                                                      R_ADC_ScanStart(&g_adc0_ctrl);
vTaskDelay (1);
                                                  Call R_GPT_PeriodSet()

✓ ■ fsp_err_t R_GPT_DutyCycleS

    Call R_GPT_DutyCycleSet

✓ ■ fsp_err_t R_GPT_CompareM

                                                  Mark Call R GPT CompareMat
                                           fsp_err_t R_GPT_InfoGet(time
                                                  Call R_GPT_InfoGet()
                                                                             /* TODO: add your own code here */ while (1)
                                                                                           \label{eq:radiative_problem} $$R_ADC_ScanStart(\&g\_adc\theta\_ctrl);$$ vTaskDelay (1);//every one second amplitude is calcula $$ variable of the context of the c
                                                             }
//Callback function
void ADC_CB(adc_callback_args_t *p_args)
                                                                             if(p_args->event == ADC_EVENT_SCAN_COMPLETE )
                                                                                           R_ADC_Read(&g_adc0_ctrl, 0, &ADCDATA);
gain=(float)((ADCDATA*100)/4096);
                                                                                                                                                                                                                                                                                                                        🌮 FSP Visualization × 📮 Console
                                                             }
                                                                                                                                          Transcelle, (2),7,7-every one occord amplicate 10 careara
                                         26
27
                                                                                                   }
//Callback function
evoid ADC_CB(adc_callback_args_t *p_args)
                                         28
29
30
31
                                                                                                         {
                                                                                                                             /*ADD Code here*/
                                                                                                                           if(p_args->event == ADC_EVENT_SCAN_COMPLETE )
                                         32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
                                                                                                                                           R_ADC_Read(&g_adc0_ctrl, 0, &ADCDATA);
gain=(float)((ADCDATA*100)/4096);
                                                                                                         //callback function for timer
                                                                                                   if(ptr>318)
                                                                                                                                  *Add code here*/
                                                                                                                          if(p_args->event == TIMER_EVENT_CYCLE_END)
                                                                                                                                            value=(uint32_t)((sine[ptr++])*(gain/100));
R_GPT_DutyCycleSet(&g_timer0_ctrl, value, GPT_IO_PIN_G
```

Building the code:

```
Property
Property

Info
derived
editable
last modified
linked
                                                       }
}
//Callback function

void ADC_CB(adc_callback_args_t *p_args)
{
/*ADD_Codo_base*/
                                                                                                                                                                                                                                                                                                                                                     true
November 8, 2024, 3:19:00 PM
                                                                       /*ADD Code here*/
if(p_args->event == ADC_EVENT_SCAN_COMPLE
                                                                                                                                                                                                                                                                                                                                                     false
                                                                                       R_ADC_Read(&g_adc0_ctrl, 0, &ADCDATA)
gain=(float)((ADCDATA*100)/4096);
                                                                                                                                                                                                                                                             X 4 4 5 3 3 5 7 7
                                                                                                                                                                                                                                                           COT Build Console [Renesas_Lab1]

Extracting support files...

15:19:13 "** Incremental Build of configuration Debug for project make -- '-j4 all


Building file: ../src/ADC_Thread_entry.c


Building target: Renesas_Lab1.elf


arm-none-eabi-objcopy -0 srce "Renesas_Lab1.elf" "Renesas_Lab1.src arm-none-eabi-objcopy -0 srce "Renesas_Lab1.elf" "Renesas_Lab1.elf"

text data bs deches 
                                                       //callback function for timer
                                                        void Timer_CB(timer_callback_args_t *p_args)
                                                                       if(ptr>318)
{
                                                                       }
/*Add code here*/
if(p_args->event == TIMER_EVENT_CYCLE_END
                                                                                                                                                                                                                                                             15:19:14 Build Finished. 0 errors, 0 warnings. (took 1s.232ms)
                                                                                  value=(uint32_t)((sine[ptr++])*((int)
R_GPT_DutyCycleSet(&g_timer0_ctrl, va
```


Debugging:









Connecting it to the oscilloscope we get:








The objective was to generate a Pulse Width Modulated (PWM) signal whose duty cycle is modulated by a sine wave. The amplitude of the sine wave is dynamically controlled using an ADC input. The generated PWM is observed and verified using oscilloscope.

Lab - 2:


UART Loopback Communication:

The objective is to establish a UART loopback communication using the SCI9 interface, incorporating interrupt-driven data transmission and reception. The loopback setup will allow for data sent through the UART transmitter to be received by the UART receiver for testing purposes. Interrupt handling is employed to efficiently manage data flow without polling, ensuring minimal CPU intervention. The communication functionality and data integrity are verified using Segger Real-Time Terminal (RTT), providing a real-time view of transmitted and received data.

Following the similar set-up as Lab-1, UART SCI9 stack is added with SCI channel 0 pin connected.



Then the project content is genertared and Segger_RTT folder is copied to the src folder and the path to the compiler is added.



The code in hal entry.c:

```
- -
#include "SEGGER_RTT/SEGGER_RTT.h"
                 FSP_CPP_HEADER
                 void R_BSP_WarmStart(bsp_warm_start_event_t event);
                 FSP_CPP_FOOTER
                fsp_err_t status;|
uint8_t write_buff[1];
uint8_t read_buff[1];
volatile uint8_t txflag, rxflag;
 10
11
 12
13
                 unsigned ret;
               ⊖ /* main() is generated by the RA Configuration editor and is used to
 14
 16
               ⊖ void hal_entry(void)
 17
                     /* TODO: add your own code here */
218
  19
                     SEGGER_RTT_printf (0, "UART_LOOPBACK_attempt1\r\n");
 20
 21
                // __BKPT(0);
 23
24
                     status = R_SCI_UART_Open(&g_uart0_ctrl, &g_uart0_cfg);
 25
                     if(status!=FSP_SUCCESS)
 26
27
                         __BKPT(0);
                     }
 29
                     while(1)
 31
                     {
 32
33
                           __BKPT(0);
SEGGER_RTT_printf (0,"Enter char\r\n");
                //
                              while(SEGGER_RTT_Read(0, read_buff,1)<1);</pre>
```

```
Project Explorer X
                                                                                                  Ehalenty.c ×|
SEGGER_RTT_printf (0, "RTT_read_done\r\n");
RSCI_UART_Read(&g_uart0_ctrl, write_buff, 1);
SEGGER_RTT_printf (0, "UART_read_done\r\n");
RSCI_UART_write(&g_uart0_ctrl, read_buff, 1);
SEGGER_RTT_printf (0, "UART_write_done\r\n");
while(txflag|=1);
txflag=0;
while(txflag|=1);
rxflag=0;
    ₿ Lab_1_PWM_ADC
    Lab1_part1
   ∨ 📂 Lab2Segger [Debug]
     > 🛍 Includes
                                                                                                   SEGGER_RTT_printf (0, "Something %s\r\n", write_buff);
SEGGER_RTT_printf (0, "\"%s\"\r\n", write_buff);
     > 🕮 ra gen
    > 1 a_g...

> 2 src

> 3 SEGGER_RTT

> 1 hal_entry.c
                                                                               }
                                                                          #if BSP_TZ_SECURE_BUILD
    /* Enter non-secure code */
    R_BSP_NonSecureEnter();
#endif
}
     > 🗁 Debug
     > 🇁 build
     > 🗁 ra_cfg
                                                                           /* Callback function */
@ void uart_cb0(uart_callback_args_t *p_args)
{
    /* TORN: --/
     > 🇁 script
        X Lab2Segger Debug Flat.launch
                                                                                     /* TODO: add your own code here */
if(p_args->event == UART_EVENT_TX_COMPLETE)
         ra_cfg.txt
       ② Developer Assistance

☆ Renesas_Lab1

                                                                                           txflag = 1;
                                                                                      }
if(p_args->event == UART_EVENT_RX_COMPLETE)
                                                                                           rxflag = 1;
                                                                                    }
                                                                               }
```

Build:

```
CDT Build Console [Lab2Segger]

DUILUING TILE: ../ra/rsp/src/osp/mcu/al1/osp_rrq.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_negister_protection.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_register_protection.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_segister_protection.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_sdram.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_sdram.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_sdram.c

Building file: ../ra/fsp/src/bsp/mcu/al1/bsp_security.c

Building file: ../ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.

Building file: ../ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.c

Building file: ../ra/sps/src/bsp/cmsis/Device/RENESAS/Source/system.c

Building file: ../ra/aws/FreeRTOS/FreeRTOS/Source/event_groups.c

Building file: ../ra/aws/FreeRTOS/FreeRTOS/Source/event_groups.c

Building file: ../ra/aws/FreeRTOS/FreeRTOS/Source/queue.c

Building file: ../ra/aws/FreeRTOS/FreeRTOS/Source/stream_buffer.c

Building file: ../ra/aws/FreeRTOS/FreeRTOS/Source/stream_buffer.c

Building file: ../ra/aws/FreeRTOS/FreeRTOS/Source/tasks.c

Building target: Lab2Segger.elf

arm-none-eabi-objcopy -0 srec "Lab2Segger.elf" "Lab2Segger.srec"

arm-none-eabi-size --format-berkeley "Lab2Segger.elf" "Lab2Segger.srec"


arm-none-eabi-size --format-berkeley "Lab2Segger.elf"

text data bs dec hex filename

7440 12 2956 10408 28a8 Lab2Segger.elf

21:11:03 Build Finished. 0 errors, 0 warnings. (took 13s.148ms)
```

Debug:



Address for JLink:

```
workspace - Lab2Segger/Debug/Lab2Segger.map - e² studio
File Edit Navigate Search Project Renesas Views Run Renesas Al Window Help


☐ (Lab2Segger) FSP Configuration
☐ hal_entry.c
☐ startup.c
☐ main.c
☐ *Lab2Segger.map ×
                                                                                                                            - -
                     .bss.completed.1
                                      0×20000028
                                                           0x1 C:/Program Files (x86)/Arm GNU Toolchain arm-none-eab
  1993
                     *fill*
  1994
                                      0×20000029
                     .bss.object.0 0x2000002c
.bss._acDownBuffer
  1995
1996
                                                          0x18 C:/Program Files (x86)/Arm GNU Toolchain arm-none-eab
  1997
1998
1999
                                      0x20000044
                                                          0x10 ./src/SEGGER RTT/SEGGER RTT.o
                     .bss._acUpBuffer
                                      0x20000054
                                                         0x400 ./src/SEGGER_RTT/SEGGER_RTT.o
                     .bss._SEGGER_RTT
  2000
2001
2002
                                                          0xa8 ./src/SEGGER_RTT/SEGGER_RTT.o
_SEGGER_RTT
0x1 ./src/hal_entry.o
                     .bss.rxflag
  2003
                                      0x200004fc
                                                           rxflag
0x1 ./src/hal_entry.o
  2004
                                       0x200004fc
                                      0x200004fd
0x200004fd
                     .bss.txflag
  2006
                                                                    txflag
  2007
2008
2009
                     *fill*
                                                           0x2
                                      0x200004fe
                     .bss.read_buff
                                       0x20000500
                                                           0x1 ./src/hal_entry.o
read_buff
  2010
                                       0x20000500
  2011
2012
                     *fill*
                                       0x20000501
                                                           0x3
                     .bss.write_buff
                                      0x20000504
                                                           0x1 ./src/hal_entry.o
  2013
  2014
                                      0x20000504
                                                                    write_buff
                                      0x20000505
0x20000508
                                                           0x3
0x4 ./src/hal_entry.o
                     *fill*
                     .bss.status
🔁 Console 🔀 🔐 Registers 🔝 Problems 🖳 Debugger Console 🌺 Smart Browser 🔋 Memory
Lab2Segger Debug Flat [Renesas GDB Hardware Debugging] [pid: 7]

Debug Lever: :

Secure/NSC memory partition size:

Code Flash Secure (kB) :
                   Code Flash NSC
Data Flash Secure
```

JLink:



Terminal Output:

