



Short Topic: Bolometer DAQ Updates

P. Hacker^{1,2}, F. Reimold¹

¹Max Planck Institute for Plasma Physics, Wendelsteinstr. 1, D-17491 Greifswald, Germany

²Ernst-Moritz-Arndt University Greifswald, Domstr. 11, D-17489 Greifswald, Germany

July 6, 2018

This work has been carried out within the framework of the EUROfusion Consortium and has received funding from the Euratom research and training programme 2014-2018 under grant agreement No. 633053. The views and opinions expressed herein do not necessarily reflect those of the European Commission.

P. Hacker; July 6, 2018 Bolometer DAQ 1 / 14



- current and previous states of software development in git-controlled repository at https://gitlab.mpcdf.mpg.de/pih/bolometer_labview
- including documentation, software and hardware setup
- device manuals and supportfiles located in dedicated structures

P. Hacker; July 6, 2018 Bolometer DAQ 2 / 14





```
File Edit View Project Operate Tools Window Help
[5 6 6 4 | X 5 6 X | K 6 4 | B + 6 A | S 5 6 6 | D 10 5 1 | D
 D & Project: W7XBolo 2018 Juproj
        Trigger Vis
            Bolotest2018.vi
         FPGA Target (RIOO), PCI-7813R1
         GetT1TriggerTime
            Timing Tests vi
            W7X8ele2018.vi
            AutomatedStart v
            W7X-Bolo-Timer.vi
            Array Transivi
            rawpower2totalorad.vi
            W7-X-Bolo-TMDS-LOCAL-vi
            Write_Spread.vi
            hReadChannels-UandP-2018.vi
            Int2Volt2D.vi
        Amylimit128.vi
            CallSubV0-2013.vi
        CalFaktor-128.vi
            CalFit(SubVI).vi
            FIR Filter PtByPt Multi-Channel861.vi
        hAdrec2014.vi
            hCalRT2013.vi
            hComReaStart2013.vi
            hComReaStop2013.vi
            BDACsubboart2013.vi
            hEiterBan2014 vi
            hModeRea2014.vi
            hModeRegRange2013.vi
            hReadChannelsRTDMA2013.vi
            hReset2004.vi
            hSoftReset2013 vi
        hSvncAStartSampling2013.vi
        hWaitonReady2014.vi
            hWrite2014.vi
            Savitzky Golay Filter PtByPt with Derivative861.vi
        IDPCoeff.vi
            Visualize_Signals64.vi
        Get UTC from NTP.vi
            saveToFile.vi
        W7X2DPut_DAZ.vi
            load_kbolott_volume.vi


    Build Specifications
```

full software project with all dependencies; FPGA target with current build of executable and bit file, untouched (leave untouched!)

- important files are 'AutomatedStart.vi' & 'W7XBolo2018.vi'
- latter is main VI in where calibration, acquisition and output are queued
- 'hReadChannels-UandP-2018.vi' does measurement/estimation, 'test.vi' is a timing and reference test (disabled in the build)
- 'rawpower2totalprad.vi' calculates the final P_{rad} after acquisition







front panel: data acquisition and range settings for the voltage boundaries of the controller, e.g. turn/dial or file import of individual/global bits

- time of acq. defined in seconds (divide by sampling rate in ms yields number of samples)
- comparison of predicted DAQ duration and actual time passed acquiring samples (performance)

P. Hacker; July 6, 2018 Bolometer DAQ 4 / 14








front panel: data acquisition and range settings for the voltage boundaries of the controller, e.g. turn/dial or file import of individual/global bits

- switch between global (all channels the same), individual bit settings for DAC ranges
- switch for input or file loaded settings of DAC ranges; individual input settings located in bottom 'Test' tab

P. Hacker; July 6, 2018 Bolometer DAQ 4 / 14








front panel: data acquisition and range settings for the voltage boundaries of the controller, e.g. turn/dial or file import of individual/global bits

- trigger and current epoch time displayed at top of VI
- countdown to start of data acquisition

P. Hacker; July 6, 2018 Bolometer DAQ 4 / 14







block diagram 'W7XBolo2018.vi': of previous front panel parts (top-timing, middle top - geometric factors import/input, middle bottom - channel selection, bottom - DAC range settings)







front panel: trigger source settings and timings; pre-start time before T0 (60s fixed after hardware trigger)

- time of acq. defined in seconds (divide by sampling rate in ms yields number of samples)
- comparison of predicted DAQ duration and actual time passed acquiring samples (performance)

P. Hacker; July 6, 2018 Bolometer DAQ 6 / 14






WENDELST	EIN - 7-X Bolomete	er DAQ Sys	tem [ma	il at: pih@ipp.mpg.d	le]	ver 2018
ime until Acqusition	Wait for Start 4,29497E+9		stop STOP	DAQ Timer	Acquired Samples:	4294967
DAQ Settings Trig	ger Selection Fixed Calib Values	Experimental		trigger time final 0	start time 0	
Clear all Values from Beginning	Cancel (Status Loop) ScandID read/write error, late status code	Actual Depth	T-Start [for Disp Should be -1 [s] -1		3 0	

front panel: error top panel (first place to look at if something goes wrong/seems off) 'ScanID read/write error' refers to the stashed sample number on the FPGA target

P. Hacker; July 6, 2018 Bolometer DAQ 7 / 14








front panel: 'Test' tab; various DAC range import and and load settings; channel selection settings for P_{rad} estimation; array debugging and error codes

- top: switches on what to import for DAC range/channel selection
- below: sampling and frequency settings for voltage output of P_{rad} estimate, plus scaling voltage @ 10 MW
- bottom: debugging for arrays of imports/input

P. Hacker; July 6, 2018 Bolometer DAQ 8 / 14







block diagram 'WTXBolo2018.vi': flat sequence of DAQ 'hReadChannels-UandP-2018.vi' with local variables inputs; bottom: channel set up for voltage and sampling on analog; right, outside: end of analog sampling and 'rawpower2totalprad.vi', where the channel power is used to calculate a 'full' P_{rotd}

P. Hacker; July 6, 2018 Bolometer DAQ 9 / 14






MessStatus 1-32	RefStatus 1-32	MessStatus 33-64	RefStatus 33-64	MessStatus 65-96	RefStatus 65-96	MessStatus 97-128	RefStatus 97-128	
9	9	9	9	9	9	9	<u> </u>	
ĕ	ě	ĕ	ĕ	ĕ	ĕ	ĕ		
3		9	6		6	8		
			8					
		9	9			9		
Ž	9	ě	ğ	ě	ğ	ğ		
ĕ	ě	ĕ	ĕ	ĕ	ğ	ĕ		
ĕ	ĕ	ĕ	ğ	ğ	ĕ	ğ		
ĕ	ě	ĕ	ĕ	ĕ		ĕ		
3		6	6		6	6		
	8		8					
2		9	9	9	9	9		
ĕ	ě	ĕ	ĕ	ě	ĕ	ĕ		
5	5	6	5	5	5	6	3	

front panel: 'Status' panel tab; if calibration or reference values are off, this shows the channel status accordingly

P. Hacker; July 6, 2018 Bolometer DAQ 10 / 14








block diagram 'hReadChannels-UandP-2018.vi': conversion from raw voltage signal of channel and sample to power; bottom right: input for estimation routine and FIFO shifting

P. Hacker; July 6, 2018 Bolometer DAQ 11 / 14








block diagram 'hReadChannels-UandP-2018.vi': first part of estimation - before 10th sample, filling up averaging FIFO array

P. Hacker; July 6, 2018 Bolometer DAQ 12 / 14








block diagram 'hReadChannels-UandP-2018.vi': after 10th sample, averaging with geometry factors and scaling; then FIFO push the first sample out for new one (far right) and writing to the referenced properties for the top level 'W7XBolo2018.vi'

P. Hacker; July 6, 2018 Bolometer DAQ 12 / 14







block diagram 'rawpower2totalprad.vi': processing routine calculating the 'full' P_{rad} after acquisition has finished, hence for all channels and samples the same calculation as in the previous subVI

P. Hacker; July 6, 2018 Bolometer DAQ 13 / 14





Pros:

- ullet performance good for channel selection of up to ${\sim}10$
- acquisition times for one sample actually improved due to some touch ups compared to old version
- technicality of imports, inputs and loading has been proven to not fail in previous (trigger-) tests
- stash of local files to load configuration, reproducibility
- calculation of estimate P_{rad} seems fine, tests to be made with comparison signal (manual/virtual)

P. Hacker; July 6, 2018 Bolometer DAQ 14 / 14





Cons:

- critical bug/feature in LabView's abort/stop function that does not clear FPGA targets local memory, hence e.g. samples acquired is stuck on a specific value
- hence, no proper measurement is possible directly after a failed software deployment/execution
- calculation inside 'rawpower2totalprad.vi' seem to be off by some orders of magnitude 10^x to no apparent reason (exactly the same calculation process as in 'hReadChannels-UandP-2018.vi')
- ?! to be proven: upload to archive broken ?!

P. Hacker; July 6, 2018 Bolometer DAQ 14 / 14





TODO:


- fix upload cycle and add the current configurations to it in the form of a JSON, add estimation time line to archive
- proof of calculations and estimation
- find possible fix for memory cache, local flashing routine of FPGA target in the start up phase of VI maybe

• fix full P_{rad} routine

P. Hacker; July 6, 2018 Bolometer DAQ 14 / 14







P. Hacker; July 6, 2018 Bolometer DAQ 15 / 14





