PA2: Single Cycle MIPS CPU

Part3:

Area: $14188.09\mu m^2$ slack: 4.364

學生:李勁磊

學號:B11107048

- Screenshots and descriptions of each module:

ALU:

利用自己寫的 adder 跟 shift 功能以減小面積

```
ule ALU(
input [31:0] Src1,
input [31:0] Src2,
input [4:0] Shift,
input [1:0] func,
output reg [31:0] Result,
output zero
         parameter ADD = 0, SUB = 1, OR_OP = 2, SHIFT_OP = 3;
        wire [8:0] Carry_internal;
         genvar 1;
generate
for (i = 0; i < 8; i = i + 1) begin : CLA4_BLOCK
    wire (3:0) A = Src1[i*4 +: 4];
    wire [3:0] B = ADD_SUB_Src2[i*4 +: 4];
    wire [3:0] G, P, C;</pre>
                      assign G = A & B;
assign P = A ^ B;
                     assign Sum[i*4 +: 4] = P ^ C;
         end
endgenerate
         wire [31:0] shift_stage1 = Shift[0] ? (Src1 << 1) : Src1;
wire [31:0] shift_stage2 = Shift[1] ? (shift_stage1 << 2) : shift_stage1;
wire [31:0] shift_stage3 = Shift[2] ? (shift_stage2 << 4) : shift_stage2;
wire [31:0] shift_stage4 = Shift[3] ? (shift_stage3 << 8) : shift_stage3;</pre>
wire [31:0] shift_stage5 = Shift[4] ? (shift_stage4 << 16) : shift_stage4;</pre>
          always@(*) begin
                 case (func)
                   ADD: begin
Result = Sum;
end
SUB: begin
                    SOB: begin
| Result = Sum;
end
SHIFT_OP: begin
| Result = Src1 << Shift;
end
                      OR_OP: begin
Result = shift_stage5;
end
              end
default: begin
Result = 32'b?;
end
endcase
          end
   assign zero = ~|Result;
endmodule
```

1~7	宣告接腳
14~37	執行加法運算
38~43	執行 Shift 運算
45~63	控制輸出訊號

Control:

將每個狀態的 control signal 分別寫出,讓每個 block 可以正常運作

```
module Control (
                        input [5:0] OPcode,
                        output reg Reg_Dst,
output reg Branch,
                         output reg Reg_w,
                        output reg [2:0] ALU_OP,
output reg ALU src,
                         output reg Mem_w,
                        output reg Mem_r,
output reg Mem_to_reg,
                        output reg jump
                         // 定義操作碼和功能碼
                        parameter branch_op = 4'b0100, jump_op = 4'b0010, ori_op = 4'b1101,
| lw_op = 4'b0011, sw_op = 4'b1011, addi_op = 4'b1001, R_TYPE_op = 4'b0000;
parameter ADD_FUNC = 3'b000, SUB_FUNC = 3'b001, OR_FUNC = 3'b010, FUNC_FUNC = 3'b011;
18
19
                        always@(*) begin
                                  case (OPcode [3:0])
                                        R_TYPE_op: begin
Reg_Dst = 1;
                                                   Branch = 0;
                                                  Reg_w = 1;
ALU_OP = FUNC_FUNC;
26
                                                   ALU src = 0;
27
28
                                                   Mem_r = 1;
                                                  Mem_to_reg = 0;
Mem_w = 0;
30
                                                  jump = 0;
                                          end
                                          addi op: begin
                                                  Reg_Dst = 0;
Branch = 0;
                                                  Reg_w = 1;
ALU_OP = ADD_FUNC;
                                                  ALU_src = 1;
Mem_r = 1;
                                                   Mem_to_reg = 0;
 40
                                                  Mem_w = 0;
                                                   jump = 0;
                                        sw_op: begin
                                              op: begin
Reg_Dst = 0;
Branch = 0;
Reg_w = 0;
ALU_OP = ADD_FUNC;
ALU_src = 1;
Mem_r = 1;
Mem_to reg = 1'bx;
Mem_w = 1;
49
50
                                               jump = 0;
                                        end
                                      end
lw_op: begin
    Reg_Dst = 0;
    Branch = 0;
    Reg_w = 1;
    ALU_OP = ADD_FUNC;
    ALU_src = 1;
    Mem_r = 1;
    Mem_to_reg = 1;
    Mem_w = 0;
    ium = 0;
60
61
62
63
                                               jump = 0;
64
65
66
67
68
                                        end
                                              op: begin

Reg_Dst = 0;

Branch = 0;

Reg_w = 1;

ALU_OF = OR_FUNC;

ALU_src = 1;

Mem_r = 1;

Mem_to_reg = 0;

Mem_w = 0;
 69
70
71
72
73
74
                                               jump = 0;
           申
                                              p_op: begin

Reg_Dst = 0;

Branch = 0;

Reg_w = 0;

ALU_OP = 3'b???;

ALU_src = 1'b?;

Mem_r = 1;

Mem_to_reg = 1'b?;

Mem_w = 0;
 80
81
82
83
```

1~11	宣告接腳
12~110	將每種可能寫出來

RF:

在 negedge 時把資料寫入

```
35
     module RF(
36
           // Outputs
37
           output wire [31:0] RsData,
38
           output wire [31:0] RtData,
39
           // Inputs
           input wire [4:0] RsAddr,
40
41
           input wire [4:0] RtAddr,
           input wire [4:0] RdAddr,
42
43
           input wire [31:0] RdData,
44
           input wire RegWrite,
45
           input wire clk
     └);
46
47
48
            * Declaration of inner register.
49
            * CAUTION: DONT MODIFY THE NAME AND SIZE.
50
           */
51
52
           reg [31:0]R[0:`REG MEM SIZE - 1];
53
           assign RsData = R[RsAddr];
54
           assign RtData = R[RtAddr];
55
56
           always@(negedge clk) begin
57
               if(RegWrite == 1) begin
                   R[RdAddr] = RdData;
58
59
               end
           end
60
       endmodule
61
```

35~46	宣告接腳
48~61	控制讀出跟寫入訊號

DM

讓資料讀取用 combinational 寫入用 negedge

ALU_control

根據 func ctrl 跟 ALU OP 看要控制 ALU 做甚麼運算



IM:

使用 assign 把 IM 的資料傳入 CPU

- Descriptions test commands for each module:

R type:

```
addu $20, $1, $2
                                                                分別測試:
              addu $21, $31, $29
addu $22, $23, $24
addu $23, $24, $25
                                                                正常的數值相加
  4
                                                                最大最小值的相加
              subu $24, $31, $8
  5
              subu $25, $6, $5
  6
                                                                正常的數值相減
              subu $26, $26, $27
                                                                小減大
  8
              sll $27, $31, 4
  9
              sll $28, $31, 8
                                                                0減0
              sll $1, $31, <mark>31</mark>
 10
 11
              or $2, $8, $9
                                                                左移
12
              or $3, $29, $29
                                                                OR 功能測試
 13
              or $4, $2, $0
                                                                       // subu $26, $26, $27
// 000000 11010 11011 11010 00000 100011
// Instruction Memory in Hex
// addu $20, $1, $2
// 000000 00001 00010 10100 00000 100001
                                                                       03 // Addr = 0x18
5B // Addr = 0x19
00 // Addr = 0x00
                                                                       5B // Addr = 0x19

D0 // Addr = 0x1A

23 // Addr = 0x1B

// sll $27, $31, 4

// 000000 11111 00000 11011 00100 000000
22 // Addr = 0x01
A0 // Addr = 0x02
21 // Addr = 0x03
                                                                       03 // Addr = 0x1C
E0 // Addr = 0x1D
// addu $21, $31, $29
// 000000 11111 11101 10101 00000 100001
                                                                       D9 // Addr = 0x1E
03 // Addr = 0x04
                                                                       00 // Addr = 0x1F
                                                                       00 // Addr = 0x1F

// s1l $28, $31, 8

// 000000 11111 00000 11100 01000 000000

03 // Addr = 0x20

E0 // Addr = 0x21
FD // Addr = 0x05
A8 // Addr = 0x06
21 // Addr = 0x07
// addu $22, $23, $24
// 000000 10111 11000 10110 00000 100001
                                                                       E2 // Addr = 0x22
                                                                       00 // Addr = 0x23

// sll $1, $31, 31

// 000000 11111 00000 00001 11111 000000

03 // Addr = 0x24
02 // Addr = 0x08
F8 // Addr = 0x09
B0 // Addr = 0x0A
21 // Addr = 0x0B
                                                                       E0 // Addr = 0x25
0F // Addr = 0x26
// addu $23, $24, $25
// 000000 11000 11001 10111 00000 100001
                                                                       00 // Addr = 0x27

// or $2, $8, $9

// 000000 01000 01001 00010 00000 100101
03 // Addr = 0x0C
19 // Addr = 0x0D
B8 // Addr = 0x0E
21 // Addr = 0x0F
                                                                       01 // Addr = 0x28
09 // Addr = 0x29
10 // Addr = 0x2A
// subu $24, $31, $8
                                                                        25 // Addr = 0x2B
// 000000 11111 01000 11000 00000 100011
                                                                       // or $3, $29, $29
// 000000 11101 11101 00011 00000 100101
03 // Addr = 0x10
E8 // Addr = 0x11
C0 // Addr = 0x12
                                                                       03 // Addr = 0x2C
BD // Addr = 0x2D
23 // Addr = 0x13
                                                                       18 // Addr = 0x2E
// subu $25, $6, $5
// 000000 00110 00101 11001 00000 100011
                                                                       25 // Addr = 0x2F
                                                                       // or $4, $2, $0
// 000000 00010 00000 00100 00000 100101
00 // Addr = 0x14 C5 // Addr = 0x15
                                                                       00 // Addr = 0x30
40 // Addr = 0x31
C8 // Addr = 0x16
                                                                       20 // Addr = 0x32
23 // Addr = 0x17
                                                                       25 // Addr = 0x33
```

I type:

```
addiu $20, $2, 0x0000 0007
                                                       分別測試:
           addiu $21, $31, 0x0000 0001
                                                       正常加法
          addiu $22, $13, 0xFFFF FFFE
 3
 4
          sw $0, 5($29)
                                                       最大值加1
 5
          sw $19, 4($29)
                                                       零加其他數值
          sw $7, 16($29)
 6
          sw $9, <mark>12(</mark>$19)
                                                       存數值
          lw $23, 9($29)
                                                       讀數值
 9
          lw $24, 16($29)
          lw $25, 16($12)
10
                                                       OR 功能測試
11
          ori $26, $30, 0x1234 1234
12
          ori $27, $3, 0x3333 3333
     // Instruction Memory in Hex
                                                            // lw $23, 9($29)
      // addiu $20, $2, 0x0000_0007
                                                             // 100011 11101 10111 00000000000001001
                                                            8F // Addr = 0x1C
B7 // Addr = 0x1D
      // 001001 00010 10100 0000000000000111
      24 // Addr = 0x00
                                                            00 // Addr = 0x1E
09 // Addr = 0x1F
      54 // Addr = 0x01
     00 // Addr = 0x02
07 // Addr = 0x03
                                                            09 // Addr = 0x1F

// lw $24, 16($29)

// 100011 11101 11000 0000000000010000

8F // Addr = 0x20

B8 // Addr = 0x21

00 // Addr = 0x22
      // addiu $21, $31, 0x0000_0001
      27 // Addr = 0x04
F5 // Addr = 0x05
                                                            10 // Addr = 0x23
                                                            // lw $25, 16($12)
// 100011 01100 11001 0000000000010000
      00 // Addr = 0x06
      01 // Addr = 0x07
                                                            8D // Addr = 0x24
99 // Addr = 0x25
00 // Addr = 0x26
      // addiu $22, $13, 0xFFFF FFFE
      // 001001 01101 10110 111111111111111
      25 // Addr = 0x08
                                                             10 // Addr = 0x27
     B6 // Addr = 0x09
                                                            // ori $26, $30, 0x1234_1234
// 001101 11110 11010 0001001000110100
      FF // Addr = 0x0A
                                                            37 // Addr = 0x28
DA // Addr = 0x29
      FE // Addr = 0x0B
      // sw $0, 5($29)
                                                             12 // Addr = 0x2A
      // 101011 11101 00000 00000000000000101
                                                            34 // Addr = 0x2B

// ori $27, $3, 0x3333_3333

// 001101 00011 11011 0011001100110011
      AF // Addr = 0x0C
      A0 // Addr = 0x0D
      00 // Addr = 0x0E
      05 // Addr = 0x0F
      // sw $19, 4($29)
      AF // Addr = 0x10
     B3 // Addr = 0x11
00 // Addr = 0x12
      04 // Addr = 0x13
      // sw $7, 16($29)
      // 101011 11101 00111 00000000000010000
34
     AF // Addr = 0x14
      A7 // Addr = 0x15
      00 // Addr = 0x16
      10 // Addr = 0x17
      // sw $9, 12($19)
      // 101011 10011 01001 0000000000001100
39
40
      AE // Addr = 0x18
      69 // Addr = 0x19
41
      00 // Addr = 0x1A
      0c // Addr = 0x1B
```

J type:

```
測試 beq j 跟其他功能組合的功能
           beq $0, $1, 1
  2
           addiu $1, $1, 0x1234 5678
  3
           beq $20, $10, 3
           subu $10, $10, $0
  4
           addiu $20, $20, 1
  6
           addiu $21, $11, 5
           ori $22, $22, 128
           beq $29, $22, 3
10
           sw $29, 0($29)
           addiu $29, $29, 4
11
12
                                                            addiu $21, $11, 5
     // Instruction Memory in Hex
                                                         // 001001 01011 10101 00000000000000101
                                                        25 // Addr = 0x18
75 // Addr = 0x19
00 // Addr = 0x1A
     // 000100 00000 00001 0000000000000001
     10 // Addr = 0x00
                                                        05 // Addr = 0x1B
     01 // Addr = 0x01
                                                        05 // Addr = 0x16

// ori $22, $22, 128

// 001101 10110 10110 00000001000000

36 // Addr = 0x1C

D6 // Addr = 0x1D

00 // Addr = 0x1E
     00 // Addr = 0x02
     01 // Addr = 0x03
     // addiu $1, $1, 0x1234 5678
     // 001001 00001 00001 0<del>1</del>01011001111000
                                                         80 // Addr = 0x1F
     24 // Addr = 0x04
                                                        // beq $29, $22, 3
// 000100 11101 10110 000000000000011
     21 // Addr = 0x05
     56 // Addr = 0x06
                                                         13 // Addr = 0x20
     78 // Addr = 0x07
                                                         B6 // Addr = 0x21
     // beq $20, $10, 3
                                                        00 // Addr = 0x22
03 // Addr = 0x23
     // 000100 10100 01010 0000000000000011
     12 // Addr = 0x08
8A // Addr = 0x09
                                                         17
     00 // Addr = 0x0A
03 // Addr = 0x0B
                                                         AF // Addr = 0x24
                                                         BD // Addr = 0x25
                                                         00 // Addr = 0x26
00 // Addr = 0x27
     // subu $10, $10, $0
     // 000000 01010 00000 01010 00000 100013
                                                         01 // Addr = 0x0C
40 // Addr = 0x0D
                                                         27 // Addr = 0x28
BD // Addr = 0x29
     50 // Addr = 0x0E
     23 // Addr = 0x0F
                                                        00 // Addr = 0x2A
04 // Addr = 0x2B
     // addiu $20, $20, 1
                                                         // 001001 10100 10100 0000000000000001
     26 // Addr = 0x10
                                                       08 // Addr = 0x2C
00 // Addr = 0x2D
00 // Addr = 0x2E
08 // Addr = 0x2F
     94 // Addr = 0x11
     00 // Addr = 0x12
30
     01 // Addr = 0x13
     // j 2
     08 // Addr = 0x14
     00 // Addr = 0x15
     00 // Addr = 0x16
     02 // Addr = 0x17
```

三、Stimulation Result:

R type:

輸出符合預期

RF output

1 2 3 4 5 6	00000001 80000000 ffffffff 00000000 ffffffff f7f7f7f7	17 18 19 20 21 22	00000002 00000037 00000064 00000040 00000004 ffffffff
8 9 10 11 12 13 14 15	80000000 ffff0000 0000ffff 0000000a 00000002 00000001 00000003 00000007	23 24 25 26 27 28 29 30 31 32	00000000 00000000 0000ffff 88080808 00000000

I type: 輸出結果符合預期

DM ou	ıt	RF out	t		
1	ff	1	00000001	17	00000002
2	ff	2	00000001	18	00000037
3	ff	3	0000003	19	00000064
4	ff	4	7777777	20	00000040
5	00	5	7f7f7f7f	21	0000000a
6	00	6	f7f7f7f7	22	00000000
7	00	7	7fffffff	23	0000ffff
8	40 01	8	80000000	24	ffffffff
10	ff	9	ffff0000	25	80000000
11	ff	10	0000ffff	26	0000ffff
12	ff	11	0000000a	27	ffffffff
13	ff	12	000000a0	28	7777777
14	ff	13	00000002	29	00000000
15	ff	14	00000001	30	00000000
16	ff	15	0000003	31	ffffffff
17	80	16	00000007	32	ffffffff
18	00				
19	00				
20	00				


J type:

輸出結果符合預期

DM out	(只截圖一部分,因	RF out			
為檔案太長)					
1	00	1	00000001	17	00000002
2	00	2	00000001	18	00000037
3	00	3	00000003	19	00000064
4	00	4	7777777	20	00000040
5	00	5	7f7f7f7f	21	00000005
		6	f7f7f7f7	22	000000a5
6	00	7	7fffffff	23	00000080
7	00	8	80000000	24	00000000
8	04	9	ffff0000	25	00000000
9	00	10	0000ffff	26	00000000
10	00	11	00000005	27	00000000
		12	000000a0	28	00000000
11	00	13	00000002	29	00000000
12	08	14	00000001	30	00000080
13	00	15	00000003	31	ffffffff
14	00	16	00000007	32	ffffffff
15	00				
16	0c				

四、Implement multiplier and divider in a single cycle CPU

如果要執行 single cycle 乘法或加法,可以利用很多加法器,組成專門計算乘法除法的 block,然後根據 Opcode 控制它,另外 Register 需要增加 HIGH, LOW 兩個 register 用以存計算結果,類似下圖的計算方法。計算的方法是先將每個 bit 之間之間的結果算出來,然後再把它們組合起來,這樣可以很快速的知道乘法的結果,但是這樣會需要很大的面積。



五、Conclusion and insight on this homework.:

這次作業我做了以下幾點優化 1.自己寫 ALU 中的加法器讓面積縮小 2.自己寫 ALU 中的位移讓面積縮小 3.簡化 control 的邏輯,以上這些優化都讓我的面積可以變得更小。尤其是對 instruction 輸入的 Opcode, Funct 做優化,分別只要 4bit, 3bit 就可以判斷出功能。

這次的作業合成非常的神奇,因為我在合成的時候 slack 上上下下,一下 0.5,一下 4.8, require time 還可以變成 7.8,完全沒有辦法優化。最後我發現如果寫一個 32bit MUX 反而會比直接使用 synthesis 工具合成出來的好很多,slack 也提升很多。