PA3: Pipeline MIPS CPU

Part3:

Area: $18365\mu m^2$ slack: 1.69

學生:李勁磊

學號:B11107048

- Screenshots and descriptions of each module:

ALU:

通過調整 ADD、SUB、func、shift 的數值以減小面積

```
`define ADD 2'b01
`define SUB 2'b10
`define SLL 2'b00
module ALU(
input [31:0] Src1,
input [31:0] Src2,
input [1:0] func,
input [4:0] shift,
output reg [31:0] Result);
       wire [8:0] Carry_internal;
       genvar i;
generate
    for (i = 0; i < 8; i = i + 1) begin : CLA4_BLOCK
    wire [3:0] A = Src1[i*4 +: 4];
    wire [3:0] B = ADD_SUB_Src2[i*4 +: 4];
    wire [3:0] G, P, C;</pre>
                  assign G = A & B;
assign P = A ^ B;
                  assign Sum[i*4 +: 4] = P ^ C;
       endgenerate
       always@(*) begin
            case (func)
                   `ADD: begin
                   Result = Sum;
end
`SUB: begin
                  Result = Sum;
                    ena
`SLL: begin
                   SLL: begin
    Result = Src1 << shift;
end
    'OR: begin
    Result = Src1 | Src2;
end</pre>
```

1~11	宣告接腳	
12~42	CLA 電路合成	
40~56	執行計算	

Control:

將每個狀態的 control signal 分別寫出,讓每個 block 可以正常運作

```
define ori_op 4'b1101
 2
        `define lw_op 4'b0011
 3
        `define sw_op 4'b1011
 4
        `define addi op 4'b1001
 5
        `define R_TYPE_op 4'b0000
 6
        `define R type 2'b00
8
        `define ADD 2'b01
9
        `define SUB 2'b10
10
        `define OR 2'b11
12
      module Control (
13
            input wire [3:0] OpCode,
14
            output reg [1:0] ALU OP,
15
            output reg Reg Dst,
16
            output reg Reg_w,
17
            output reg ALU_src,
18
            output reg Mem to reg,
19
            output reg Mem_w
20
      └);
21
22
            always@(*) begin
                if(OpCode == `R_TYPE_op) begin
23
24
                    Reg_Dst = 1;
25
                    Reg_w = 1;
26
                    ALU_OP = `R_type;
27
                    ALU src = 0;
28
                    Mem to reg = 0;
29
                    Mem_w = 0;
                end
31
                else if(OpCode == `addi_op) begin
32
                    Reg Dst = 0;
33
                    Reg_w = 1;
34
                    ALU OP = `ADD;
35
                    ALU src = 1;
36
                    Mem to reg = 0;
37
                    Mem w = 0;
                end
                else if(OpCode == `sw op) begin
39
40
                    Reg Dst = 0;
                    Reg w = 0;
41
```

```
ALU_OP = `ADD;
42
                    ALU src = 1;
43
44
                    Mem to reg = 0;
45
                    Mem_w = 1;
46
                end
                else if(OpCode == `lw op) begin
47
48
                    Reg_Dst = 0;
49
                    Reg_w = 1;
50
                    ALU_OP = `ADD;
51
                    ALU_src = 1;
                    Mem_to_reg = 1;
53
                    Mem_w = 0;
54
                end
                else if(OpCode == `ori_op) begin
55
56
                    Reg_Dst = 0;
57
                    Reg_w = 1;
58
                    ALU_OP = OR;
59
                    ALU_src = 1;
60
                    Mem_to_reg = 0;
61
                    Mem_w = 0;
62
                end
63
                else begin
                    Reg_Dst = 1'b?;
64
65
                    Reg_w = 0;
                    ALU OP = 2'b?;
66
67
                    ALU src = 1'b?;
                    Mem_to_reg = 1'b?;
68
69
                    Mem_w = 0;
                end
71
           end
       endmodule
```

1~20	宣告接腳
22~70	將每種可能寫出來

RF:

在 negedge 時把資料寫入

```
35
     module RF(
36
           // Outputs
37
           output wire [31:0] RsData,
38
           output wire [31:0] RtData,
39
           // Inputs
           input wire [4:0] RsAddr,
40
41
           input wire [4:0] RtAddr,
           input wire [4:0] RdAddr,
42
43
           input wire [31:0] RdData,
44
           input wire RegWrite,
45
           input wire clk
     └);
46
47
48
            * Declaration of inner register.
49
            * CAUTION: DONT MODIFY THE NAME AND SIZE.
50
           */
51
52
           reg [31:0]R[0:`REG MEM SIZE - 1];
53
           assign RsData = R[RsAddr];
54
           assign RtData = R[RtAddr];
55
56
           always@(negedge clk) begin
57
               if(RegWrite == 1) begin
                   R[RdAddr] = RdData;
58
59
               end
           end
60
       endmodule
61
```

35~46	宣告接腳
48~61	控制讀出跟寫入訊號

DM

讓資料讀取用 combinational 寫入用 negedge

```
module DM (
                                                                                     // Outputs
                                                                                                                                                                                               [31:0] MemReadData,
                                                                                        // Inputs
                                                                                     input wire input wire
                                                                                                                                                                                             [31:0] MemAddr,
[31:0] MemWriteData,
                                                                                   input
input
/*
                                                                                                                                  wire
                                                                                                                                                                                                                                                     MemWrite,
                                                                                     * Declaration of inner register.
* CAUTION: DONT MODIFY THE NAME AND SIZE.
                                                                                     reg [7:0]DataMem[0:`DATA_MEM_SIZE - 1];
                                                                                      \textbf{assign} \ \texttt{MemReadData} = \{\texttt{DataMem}[\texttt{MemAddr}], \ \texttt{DataMem}[\texttt{MemAddr} + 1], \ \texttt{DataMem}[\texttt{MemAddr} + 2], \ \texttt{DataMem}[\texttt{MemAddr} + 2], \ \texttt{DataMem}[\texttt{MemAddr} + 3], \ \texttt{DataM
                                                                                     always@(negedge clk)
                                                                                  alwayse thegens ----
begin
if (MemWrite) begin
[DataMem[MemAddr], DataMem[MemAddr + 1], DataMem[MemAddr + 2], DataMem[MemAddr + 3]} <= MemWr.
                                                          endmodule
35~42
                                                                                                                                                                                                                                                                          宣告接腳
                                                                                                                                                                                                                                                                          控制讀出跟寫入訊號
47~57
```

ALU_control

根據 func_ctrl 跟 ALU_OP 看要控制 ALU 做甚麼運算,在觀察 Opcode 跟 func 後發現其實只要其中幾個幾個 bit 就可以但斷出結果,所以做了一些優化

```
define R_type 2'b00
         define ADD 2'b01
         define SUB 2'b10
 4
         define OR 2'b11
        define SLL 2'b00
 6
        `define R_type_ADD 3'b001
        `define R_type_SUB 3'b011
`define R_type_SLL 3'b000
        define R_type_OR 3'b101
     module ALU_control(
            input [2:0] funct_ctrl,
14
            input [1:0] ALU_OP,
            output reg [1:0] ALU_function
16
            always@(*) begin
18
                if(ALU OP == `R type) begin
19
                    case(funct_ctrl)
                         `R_type_ADD: begin
                             ALU_function = `ADD;
24
                         `R_type_SUB: begin
                             ALU function = `SUB;
                         end
26
                         `R_type_SLL: begin
                             ALU_function = `SLL;
                         end
                         `R_type_OR: begin
                             ALU_function = `OR;
31
                    endcase
34
                else begin
                    ALU_function = ALU_OP;
                end
            end
40
     endmodule
```

1~4	宣告接腳
20~38	只寫出 R_type 的 funct_ctrl 的部分,其他部分對不
	同的功能做排序,以減少面積。

Pipeline register:

將每個 state 的 register 分成一個大的 reg

```
module pipline_register_1(
            input [29:0] instruction,
            input clk,
            input stall,
            output reg [29:0] stage1
            always@(posedge clk) begin
                if(!stall) begin
                    stage1 <= instruction;</pre>
                end
            end
       endmodule
       module pipline_register_2(
14
            input [109:0]input bus,
            input clk,
            output reg [109:0]stage2 // shift, ALU op, ALU OP
       -);
            always@(posedge clk) begin
19
                stage2 <= input bus;</pre>
            end
       endmodule
      module pipline_register_3(
            input [71:0]input_bus,
            input clk,
            output reg [71:0] stage3
       -);
27
            always@(posedge clk) begin
                stage3 <= input_bus;</pre>
29
       endmodule
       module pipline_register_4(
            input [70:0]input_bus,
            input clk,
34
            output reg [70:0] stage4
       -);
            always@(posedge clk) begin
               stage4 <= input_bus;
            end
38
39
        endmodule
```

IM:

使用 assign 把 IM 的資料傳入 CPU

= Descriptions test commands for each module:

R type:

```
addu $20, $1, $2
                                                                    分別測試:
               addu $21, $31, $29
                                                                    正常的數值相加
   3
               addu $22, $23, $24
   4
               addu $23, $24, $25
                                                                    最大最小值的相加
   5
               subu $24, $31, $8
               subu $25, $6, $5
   6
                                                                    正常的數值相減
   7
               subu $26, $26, $27
   8
                                                                    小減大
               sll $27, $31, 4
  9
               sll $28, $31, 8
                                                                    0減0
               sll $1, $31, 31
               or $2, $8, $9
 11
                                                                    左移
               or $3, $29, $29
 12
                                                                    OR 功能測試
               or $4, $2, $0
                                                                            // subu $26, $26, $27
// 000000 11010 11011 11010 00000 100011
 // Instruction Memory in Hex
// addu $20, $1, $2
// 000000 00001 00010 10100 00000 100001
                                                                            03 // Addr = 0x18
5B // Addr = 0x19
00 // Addr = 0x00
                                                                            D0 // Addr = 0x1A
23 // Addr = 0x1B
22 // Addr = 0x01
A0 // Addr = 0x02
21 // Addr = 0x03
                                                                            // s11 $27, $31, 4
// 000000 11111 00000 11011 00100 000000
// addu $21, $31, $29
// 000000 11111 11101 10101 00000 100001
                                                                            03 // Addr = 0x1C
E0 // Addr = 0x1D
03 // Addr = 0x04
FD // Addr = 0x05
                                                                           D9 / Addr = 0x1E

00 // Addr = 0x1F

// s11 $28, $31, 8

// 000000 11111 00000 11100 01000 000000

03 // Addr = 0x20

E0 // Addr = 0x21

E2 // Addr = 0x22
A8 // Addr = 0x06
21 // Addr = 0x07
// addu $22, $23, $24
// 000000 10111 11000 10110 00000 100001
02 // Addr = 0x08
F8 // Addr = 0x09
B0 // Addr = 0x0A
21 // Addr = 0x0B
                                                                            00 // Addr = 0x23
// sll $1, $31, 31
// 000000 11111 00000 00001 11111 000000
                                                                           03 // Addr = 0x24
E0 // Addr = 0x25
OF // Addr = 0x26
// addu $23, $24, $25
// 000000 11000 11001 10111 00000 100001
                                                                            Or // Addr = 0x26

CO // Addr = 0x27

// or $2, $8, $9

// 000000 01000 01001 00010 00000 100101

01 // Addr = 0x28

09 // Addr = 0x29

10 // Addr = 0x29
03 // Addr = 0x0C
19 // Addr = 0x0D
B8 // Addr = 0x0E
21 // Addr = 0x0F
// subu $24, $31, $8
                                                                            70 / Addr = 082B

70 / or $3, $29, $29

71 000000 11101 11101 00011 00000 100101
// 000000 11111 01000 11000 00000 100011
03 // Addr = 0x10
E8 // Addr = 0x11
C0 // Addr = 0x12
23 // Addr = 0x13
                                                                            03 // Addr = 0x2C
BD // Addr = 0x2D
                                                                            18 // Addr = 0x2E
// subu $25, $6, $5
// 000000 00110 00101 11001 00000 100011
                                                                            25 // Addr = 0x2F
                                                                            // or $4, $2, $0
// 000000 00010 00000 00100 00000 100101
00 // Addr = 0x14 C5 // Addr = 0x15
                                                                            00 // Addr = 0x30
40 // Addr = 0x31
C8 // Addr = 0x16
                                                                            20 // Addr = 0x32
25 // Addr = 0x33
23 // Addr = 0x17
```

I type:

```
addiu $20, $2, 0x0000 0007
                                                   分別測試:
          addiu $21, $31, 0x0000_0001
                                                   正常加法
         addiu $22, $13, 0xFFFF FFFE
 3
          sw $0, 5($29)
 4
                                                   最大值加1
 5
          sw $19, 4($29)
                                                   零加其他數值
         sw $7, 16($29)
 6
          sw $9, 12($19)
 7
                                                   存數值
 8
         lw $23, 9($29)
                                                   讀數值
 9
         lw $24, 16($29)
         lw $25, 16($12)
10
                                                   OR 功能測試
         ori $26, $30, 0x1234_1234
11
12
         ori $27, $3, 0x3333_3333
     // Instruction Memory in Hex
                                                        // lw $23, 9($29)
// 100011 11101 10111 0000000000001001
     // addiu $20, $2, 0x0000_0007
// 001001 00010 10100 0000000000000111
                                                        8F // Addr = 0x1C
                                                        B7 // Addr = 0x1D
     24 // Addr = 0x00
54 // Addr = 0x01
                                                        00 // Addr = 0x1E
                                                        00 // Addr = 0x02
07 // Addr = 0x03
     // addiu $21, $31, 0x0000 0001
                                                        8F // Addr = 0x20
B8 // Addr = 0x21
     00 // Addr = 0x22
10 // Addr = 0x23
     27 // Addr = 0x04
     F5 // Addr = 0x05
                                                        00 // Addr = 0x06
     01 // Addr = 0x07
                                                        8D // Addr = 0x24
99 // Addr = 0x25
     // addiu $22, $13, 0xFFFF FFFE
     // 001001 01101 10110 111111111111111
                                                        00 // Addr = 0x26
10 // Addr = 0x27
     25 // Addr = 0x08
     B6 // Addr = 0x09
FF // Addr = 0x0A
                                                        // ori $26, $30, 0x1234_1234
// 001101 11110 11010 0001001000110100
                                                        37 // Addr = 0x28
DA // Addr = 0x29
     FE // Addr = 0x0B
     // sw $0, 5($29)
                                                        12 // Addr = 0x2A
34 // Addr = 0x2B
     // 101011 11101 00000 00000000000000101
     AF // Addr = 0x0C
                                                        // ori $27, $3, 0x3333_3333
// 001101 00011 11011 0011001100110011
     A0 // Addr = 0x0D
     00 // Addr = 0x0E
     05 // Addr = 0x0F
     // sw $19, 4($29)
     AF // Addr = 0x10
     B3 // Addr = 0x11
30
     00 // Addr = 0x12
     04 // Addr = 0x13
     // sw $7, 16($29)
     // 101011 11101 00111 0000000000010000
     AF // Addr = 0x14
     A7 // Addr = 0x15
36
     00 // Addr = 0x16
     10 // Addr = 0x17
     // sw $9, 12($19)
     // 101011 10011 01001 0000000000001100
40
     AE // Addr = 0x18
69 // Addr = 0x19
41
     00 // Addr = 0x1A
0C // Addr = 0x1B
42
```

Test bench with Hazard:

```
addu $1, $1, $2
                                                                          測試 forwarding 跟 Data Hazard、
                addu $1, $1, $10
               addu $1, $1, $11
addu $1, $1, $12
                                                                          lw 後面接 R type 測資
               subu $28, $1, $2
subu $28, $28, $10
               subu $28, $28, $11
subu $28, $28, $12
               lw $20, 5($29)
               or $21, $20, $6
               lw $22, 5($29)
               sll $23, $22, 4
               sw $29, 8($29)
               or $24, $8, $6
               addu $2, $13, $14
  16
                addu $3, $2, $14
                addu $4, $2, $3
  18
                subu $5, $13, $14
  19
                subu $6, $5, $14
               subu $7, $6, $5
                addiu $8, $13,
               addiu $9, $8, 1
                addiu $10, $8, 1
               ori $11, $10, 0xFF00
 // Instruction Memory in Hex
                                                                                   E0 // Addr =
// addu $1, $1, $2
// 000000 00001 00010 00001 00000 100001
                                                                                   23 // Addr = 0x1B
// subu $28, $28, $12
00 // Addr = 0x00
22 // Addr = 0x01
                                                                                    // 000000 11100 01100 11100 00000 100011
                                                                                   03 // Addr = 0x1C
8C // Addr = 0x1D
E0 // Addr = 0x1E
23 // Addr = 0x1F
08 // Addr = 0x02
21 // Addr = 0x03
 // addu $1, $1, $10
// 000000 00001 01010 00001 00000 100001
                                                                                   // lw $20, 5($29)
// 100011 11101 10100 0000000000000101
2A // Addr = 0x05
08 // Addr = 0x06
                                                                                   8F // Addr = 0x20
B4 // Addr = 0x21
                                                                                   84 // Addr = 0x21

00 // Addr = 0x22

05 // Addr = 0x23

// or $21, $20, $6

// 000000 10100 00110 10101 00000 100101
 21 // Addr = 0x07
// addu $1, $1, $11
// 000000 00001 01011 00001 00000 100001
00 // Addr = 0x08
2B // Addr = 0x09
08 // Addr = 0x0A
                                                                                   02 // Addr = 0x24
86 // Addr = 0x25
A8 // Addr = 0x26
21 // Addr = 0x0B
                                                                                   25 // Addr = 0x27

// lw $22, 5($29)

// 100011 11101 10110 0000000000000101
// addu $1, $1, $12
// 000000 00001 01100 00001 00000 100001
00 // Addr = 0x0C
2C // Addr = 0x0D
                                                                                   8F // Addr = 0x28
B6 // Addr = 0x29
2C // Addr = 0x0D

08 // Addr = 0x0E

21 // Addr = 0x0F

// subu $28, $1, $2

// 000000 00001 00010 11100 00000 100011

00 // Addr = 0x10

22 // Addr = 0x11

E0 // Addr = 0x12
                                                                                   00 // Addr = 0x2A
05 // Addr = 0x2B
                                                                                   // sl1 $23, $22, 4
// 000000 10110 00000 10111 00100 000000
                                                                                   02 // Addr = 0x2C
C0 // Addr = 0x2D
23 // Addr = 0x13

// subu $28, $28, $10

// 000000 11100 01010 11100 00000 100011
                                                                                   B9 // Addr = 0x2E
00 // Addr = 0x2F
                                                                                   03 // Addr = 0x14
8A // Addr = 0x15
E0 // Addr = 0x16
23 // Addr = 0x17
                                                                                   BD // Addr = 0x31
00 // Addr = 0x32
23 // Addr = 0x17

// subu $28, $28, $11

// 000000 11100 01011 11100 00000 100011

03 // Addr = 0x18

8B // Addr = 0x19
                                                                                   08 // Addr = 0x33
                                                                                   // or $24, $8, $6
// 000000 01000 00110 11000 00000 100101
```

01 // Addr = 0x34

```
06 // Addr = 0x35
C0 // Addr = 0x36
25 // Addr = 0x37
                                                                                                                                                                                                                                                                                Addr = 0x50
                                                                                                                                                                                                                                                    A8 // Addr = 0x51
00 // Addr = 0x52
   23 / Addr = 0x3/

// addu $2, $13, $14

// 000000 01101 01110 00010 00000 100001

01 // Addr = 0x38

AE // Addr = 0x39

10 // Addr = 0x3A
                                                                                                                                                                                                                                                     01 // Addr = 0x53
                                                                                                                                                                                                                                                    01 // Addr = 0x38
AE // Addr = 0x39
10 // Addr = 0x3A
21 // Addr = 0x3A
22 // Addr = 0x3C
4E // Addr = 0x3C
4E // Addr = 0x3D
4E // Addr = 0x3E
21 // Addr = 0x3F
21 // Addr = 0x3F
21 // Addr = 0x3F
21 // Addr = 0x4F
22 // Addr = 0x40
23 // Addr = 0x40
24 // Addr = 0x41
20 // Addr = 0x42
21 // Addr = 0x42
21 // Addr = 0x42
21 // Addr = 0x43
21 // Addr = 0x44
AE // Addr = 0x44
AE // Addr = 0x44
AE // Addr = 0x45
28 // Addr = 0x46
23 // Addr = 0x47
23 // Addr = 0x47
23 // Addr = 0x48
AE // Addr = 0x48
23 // Addr = 0x48
23 // Addr = 0x48
AE // Addr = 0x48
23 // Addr = 0x48
23 // Addr = 0x48
23 // Addr = 0x48
24 // Addr = 0x48
25 // Addr = 0x48
26 // Addr = 0x48
27 // Addr = 0x48
28 // Addr = 0x48
29 // Addr = 0x48
20 // Addr = 0x48
21 // Addr = 0x48
22 // Addr = 0x48
23 // Addr = 0x48
24 // Addr = 0x48
25 // Addr = 0x48
26 // Addr = 0x48
27 // Addr = 0x48
28 // Addr = 0x48
29 // Addr = 0x48
20 // Addr = 0x48
20 // Addr = 0x48
21 // Addr = 0x48
22 // Addr = 0x48
23 // Addr = 0x48
24 // Addr = 0x48
25 // Addr = 0x48
26 // Addr = 0x48
27 // Addr = 0x48
                                                                                                                                                                                                                                                    25 // Addr = 0x54
09 // Addr = 0x55
                                                                                                                                                                                                                                                     00 // Addr = 0x56
                                                                                                                                                                                                                                                    25 // Addr = 0x58
0A // Addr = 0x59
                                                                                                                                                                                                                                                    00 // Addr = 0x5A
01 // Addr = 0x5B
                                                                                                                                                                                                                                                   01 // Addr = 0x5B

// ori $11, $10, 0xFF00

// 001101 01010 01011 1111111110000000

35 // Addr = 0x5C

4B // Addr = 0x5D
                                                                                                                                                                                                                                                     FF // Addr = 0x5E
                                                                                                                                                                                                                                                     00 // Addr = 0x5F
                                                                                                                                                                                                                                                    FF // Addr = 0x60
FF // Addr = 0x61
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                                   // Addr = 0x63
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                                                Addr = 0x64
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                                               Addr = 0x65
                                                                                                                                                                                                                                                                   // Addr = 0x66
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                                               Addr = 0x68
                                                                                                                                                                                                                                                     FF //
                                                                                                                                                                                                                                                                              Addr =
                                                                                                                                                                                                                                                                                                               0x69
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                                                Addr = 0x6A
                                                                                                                                                                                                                                                     FF
                                                                                                                                                                                                                                                                                Addr = 0x6B
                                                                                                                                                                                                                                                                               Addr
                                                                                                                                                                                                                                                    FF // Addr = 0x6D
FF // Addr = 0x6E
                                                                                                                                                                                                                                                    FF // Addr = 0x6F
FF // Addr = 0x70
```

三、Stimulation Result:

R type:

輸出符合預期

RF output

1	00000001	
1	00000001	17 00000002
2	80000000	18 00000037
3	ffffffff	19 00000064
4	00000000	20 00000040
5	ffffffff	21 00000004
6	f7f7f7f7	22 fffffff
7	7fffffff	23 00000000
8	80000000	24 00000000
9	ffff0000	25 0000ffff
10	0000ffff	26 88080808
11	0000000a	27 00000000
12	000000a0	28 fffffff0
13	00000002	29 ffffff00
14	00000001	30 00000000
15	00000003	31 fffffff
16	00000007	32 fffffff

I type: 輸出結果符合預期

DM ou	ıt	RF out			
1	ff	1	00000001	17	00000002
2	ff			18	00000037
3	ff	2	00000001		
4	ff	3	0000003	19	00000064
5	00	4	7777777	20	00000040
6	00	5	7f7f7f7f	21	0000000a
7	00	6	f7f7f7f7	22	00000000
8	40	7	7fffffff	23	0000ffff
9	01 ff	8	80000000	24	ffffffff
11	ff	9	ffff0000	25	80000000
12	ff	10	0000ffff	26	0000ffff
13	ff				
14	ff	11	0000000a	27	ffffffff
15	ff	12	000000a0	28	7777777
16	ff	13	00000002	29	00000000
17	80	14	00000001	30	00000000
18	00	15	0000003	31	ffffffff
19	00	16	00000007	32	ffffffff

Data Hazard and forwarding 測試:

輸出結果符合預期

DM out (只截圖一部	RF out			
分,因為	為檔案太長)				
1	ff	1	00000001	17	00000002
2	ff	2	000000b0	18	00000037
3	ff	3	00000004	19	00000064
4	ff	4	00000007	20	00000040
5	ff	5	d000000b	21	ffffffff
6	ff	6	fffffffe	22	ffffffff
7	ff	7	fffffffb	23	ffffffff
8	ff	8	fffffffd	24	fffffff0
		9	00000002	25	ffffffff
9	00	10	00000003	26	00000000
10	00	11	00000003	27	00000000
11	00	12	0000ff03	28	00000000
12	00	13	00000002	29	00000001
13	ff	14	00000001	30	00000000
14	ff	15	0000003	31	ffffffff
15	ff	16	00000007	32	ffffffff
16	ff				

Compare PA2(SimpleCPU) with PA3(pipline CPU):

The synthesis result of DM = 12:

	SimpleCPU	PiplineCPU		
Area	$14186 \mu m^2$	$14811 \mu m^2$		
Slack	4.26	1.8081+2.5=4.30		
Power	2.92mW	2.81mW		
總結:				

在面積方面,SimpleCPU 使用的面積約為 14186,而 PipelineCPU 略高,約為 14811 平方微米。這表示 PipelineCPU 由於其流水線結構,稍增增加了電路的面積需求。

時序延遲(Slack)方面,SimpleCPU 的 Slack 為 4.26,而 PipelineCPU考慮正負源的關係約為 4.30,整體略優於 SimpleCPU,代表 PipelineCPU 在時序上具備更快執行速度。

功耗表現上,SimpleCPU 約為 $2.92\,mW$,PipelineCPU 則稍低為 $2.81\,mW$,顯示流水線設計在功耗控制方面也稍有優勢,因為 register 變多了。

四、Memory Rethinking

IM 跟 DM 皆可以增加 Cache。

將 DM 改成 Cache, 判斷 Cache 是否有 miss,如果是那就暫停指令,直到 Cache 從 Data memory 取得資料,如果是 hit 則用一般的讀寫邏輯即可。

如果是將 IM 改成 Cache,判斷 Cache 是否有 miss,如果是那就暫停指令,直到 Cache 從 Instruction memory 取得資料,如果是 hit 則用一般的讀寫邏輯即可。

Cache 需要新增 Read_Miss, Write_Miss 接腳,讓資料沒有被正確讀取時可以 stall CPU 的運作。

$\boldsymbol{\Xi}$ · Conclusion and insight on this homework.:

在寫這個作業時我發現有很多可以優化的部分,像是 Reg_to_Mem 可以把它移到 stage3,這樣 pipeline register 就可以縮小,雖然這樣會讓 slack 變差。另外+4 的那個 adder 我們其實只要7個 bit 就可以算到 127,因為 IM 的大小就只有到 128,所以不會有 超過的可能。最後 sign extension 我們把它移到 stage 2,這樣可以縮小 pipeline register1 的位元數。通過以上的優化,我們可以把面積縮小大約 $700~\mu m^2$,然後 slack 只下降 0.1 左右