

PA2: Single Cycle MIPS CPU

Part3:

Area: $14188.09\mu m^2$ slack: 4.364

學生：李勁磊

學號：B11107048

一、Screenshots and descriptions of each module:

ALU:

利用自己寫的 adder 跟 shift 功能以減小面積

```
1 module ALU(  
2     input [31:0] Src1,  
3     input [31:0] Src2,  
4     input [4:0] Shift,  
5     input [1:0] func,  
6     output reg [31:0] Result,  
7     output zero  
8 );  
9     parameter ADD = 0, SUB = 1, OR_OP = 2, SHIFT_OP = 3;  
10  
11     wire [8:0] Carry_internal;  
12     wire [31:0] Sum;  
13     wire [31:0] ADD_SUB_Src2;  
14     // Generate 8 CLA4 blocks  
15     assign Carry_internal[0] = (func == ADD) ? 0 :  
16         (func == SUB) ? 1 : 1'b0;  
17     assign ADD_SUB_Src2 = (func == ADD) ? Src2 :  
18         (func == SUB) ? ~Src2 : 32'b0;  
19     genvar i;  
20     generate  
21         for (i = 0; i < 8; i = i + 1) begin : CLA4_BLOCK  
22             wire [3:0] A = Src1[i*4 +: 4];  
23             wire [3:0] B = ADD_SUB_Src2[i*4 +: 4];  
24             wire [3:0] G, P, C;  
25  
26             assign G = A & B;  
27             assign P = A ^ B;  
28  
29             assign C[0] = Carry_internal[i];  
30             assign C[1] = G[0] | (P[0] & C[0]);  
31             assign C[2] = G[1] | (P[1] & G[0]) | (P[1] & P[0] & C[0]);  
32             assign C[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0]) | (P[2] & P[1] & P[0] & C[0]);  
33             assign Carry_internal[i+1] = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1]) |  
34                 (P[3] & P[2] & P[1] & G[0]) | (P[3] & P[2] & P[1] & P[0] & C[0]);  
35             assign Sum[i*4 +: 4] = P ^ C;  
36         end  
37     endgenerate  
38  
39     wire [31:0] shift_stage1 = Shift[0] ? (Src1 << 1) : Src1;  
40     wire [31:0] shift_stage2 = Shift[1] ? (shift_stage1 << 2) : shift_stage1;  
41     wire [31:0] shift_stage3 = Shift[2] ? (shift_stage2 << 4) : shift_stage2;  
42     wire [31:0] shift_stage4 = Shift[3] ? (shift_stage3 << 8) : shift_stage3;  
43  
44     wire [31:0] shift_stage5 = Shift[4] ? (shift_stage4 << 16) : shift_stage4;  
45  
46     always@(*) begin  
47         case(func)  
48             ADD: begin  
49                 Result = Sum;  
50             end  
51             SUB: begin  
52                 Result = Sum;  
53             end  
54             SHIFT_OP: begin  
55                 Result = Src1 << Shift;  
56             end  
57             OR_OP: begin  
58                 Result = shift_stage5;  
59             end  
60             default: begin  
61                 Result = 32'b0;  
62             end  
63         endcase  
64     end  
65     assign zero = ~|Result;  
66 endmodule
```

1~7	宣告接腳
14~37	執行加法運算
38~43	執行 Shift 運算
45~63	控制輸出訊號

Control:

將每個狀態的 control signal 分別寫出，讓每個 block 可以正常運作

```
1 module Control(  
2     input [5:0] OPcode,  
3     output reg Reg_Dst,  
4     output reg Branch,  
5     output reg Reg_w,  
6     output reg [2:0] ALU_OP,  
7     output reg ALU_src,  
8     output reg Mem_w,  
9     output reg Mem_r,  
10    output reg Mem_to_reg,  
11    output reg jump  
12 );  
13  
14 // 定義操作碼和功能碼  
15 parameter branch_op = 4'b0100, jump_op = 4'b0010, ori_op = 4'b1101,  
16 lw_op = 4'b0011, sw_op = 4'b1011, addi_op = 4'b1001, R_TYPE_op = 4'b0000;  
17 parameter ADD_FUNC = 3'b000, SUB_FUNC = 3'b001, OR_FUNC = 3'b010, FUNC_FUNC = 3'b011;  
18  
19 always@(*) begin  
20     case(OPcode[3:0])  
21     R_TYPE_op: begin  
22         Reg_Dst = 1;  
23         Branch = 0;  
24         Reg_w = 1;  
25         ALU_OP = FUNC_FUNC;  
26         ALU_src = 0;  
27         Mem_r = 1;  
28         Mem_to_reg = 0;  
29         Mem_w = 0;  
30         jump = 0;  
31     end  
32     addi_op: begin  
33         Reg_Dst = 0;  
34         Branch = 0;  
35         Reg_w = 1;  
36         ALU_OP = ADD_FUNC;  
37         ALU_src = 1;  
38         Mem_r = 1;  
39         Mem_to_reg = 0;  
40         Mem_w = 0;  
41         jump = 0;  
42     end  
43     sw_op: begin  
44         Reg_Dst = 0;  
45         Branch = 0;  
46         Reg_w = 0;  
47         ALU_OP = ADD_FUNC;  
48         ALU_src = 1;  
49         Mem_r = 1;  
50         Mem_to_reg = 1'bx;  
51         Mem_w = 1;  
52         jump = 0;  
53     end  
54     lw_op: begin  
55         Reg_Dst = 0;  
56         Branch = 0;  
57         Reg_w = 1;  
58         ALU_OP = ADD_FUNC;  
59         ALU_src = 1;  
60         Mem_r = 1;  
61         Mem_to_reg = 1;  
62         Mem_w = 0;  
63         jump = 0;  
64     end  
65     ori_op: begin  
66         Reg_Dst = 0;  
67         Branch = 0;  
68         Reg_w = 1;  
69         ALU_OP = OR_FUNC;  
70         ALU_src = 1;  
71         Mem_r = 1;  
72         Mem_to_reg = 0;  
73         Mem_w = 0;  
74         jump = 0;  
75     end  
76     jump_op: begin  
77         Reg_Dst = 0;  
78         Branch = 0;  
79         Reg_w = 0;  
80         ALU_OP = 3'b???;  
81         ALU_src = 1'b?;  
82         Mem_r = 1;  
83         Mem_to_reg = 1'b?;  
84         Mem_w = 0;
```

```
85      jump = 1;  
86  end  
87  branch_op: begin  
88      Reg_Dst = 0;  
89      Branch = 1;  
90      Reg_w = 0;  
91      ALU_OP = SUB_FUNC;  
92      ALU_src = 1'b0;  
93      Mem_r = 1;  
94      Mem_to_reg = 1'b?;  
95      Mem_w = 0;  
96      jump = 0;  
97  end  
98  default: begin  
99      Reg_Dst = 1'b?;  
100     Branch = 1'b0;  
101     Reg_w = 1'b0;  
102     ALU_OP = 3'b?;  
103     ALU_src = 1'b0;  
104     Mem_r = 1;  
105     Mem_to_reg = 1'b?;  
106     Mem_w = 1'b0;  
107     jump = 1'b0;  
108  end  
109 endcase  
110 end  
111 endmodule
```

1~11	宣告接腳
12~110	將每種可能寫出來

RF:

在 negedge 時把資料寫入

```
35 module RF(  
36     // Outputs  
37     output wire [31:0] RsData,  
38     output wire [31:0] RtData,  
39     // Inputs  
40     input wire [4:0] RsAddr,  
41     input wire [4:0] RtAddr,  
42     input wire [4:0] RdAddr,  
43     input wire [31:0] RdData,  
44     input wire RegWrite,  
45     input wire clk  
46 );  
47  
48 /*  
49  * Declaration of inner register.  
50  * CAUTION: DONT MODIFY THE NAME AND SIZE.  
51  */  
52 reg [31:0] R[0:`REG_MEM_SIZE - 1];  
53 assign RsData = R[RsAddr];  
54 assign RtData = R[RtAddr];  
55  
56 always@(negedge clk) begin  
57     if(RegWrite == 1) begin  
58         R[RdAddr] = RdData;  
59     end  
60 end  
61 endmodule
```

35~46	宣告接腳
48~61	控制讀出跟寫入訊號

DM

讓資料讀取用 combinational 寫入用 negedge

```

35 module DM(
36     // Outputs
37     output reg [31:0] MemReadData,
38     // Inputs
39     input wire [31:0] MemAddr,
40     input wire [31:0] MemWriteData,
41     input wire MemWrite,
42     input wire MemRead,
43     input wire clk
44 );
45
46 /*
47  * Declaration of data memory.
48  * CAUTION: DONT MODIFY THE NAME AND SIZE.
49  */
50 reg [7:0] DataMem[0:`DATA_MEM_SIZE` - 1];
51 always(*) begin
52     MemReadData = {DataMem[MemAddr], DataMem[MemAddr + 1], DataMem[MemAddr + 2], DataMem[MemAddr + 3]};
53 end
54 always@(negedge clk) begin
55     if(MemWrite == 1) begin
56         {DataMem[MemAddr], DataMem[MemAddr + 1], DataMem[MemAddr + 2], DataMem[MemAddr + 3]} <= MemWriteData;
57     end
58 end
59 endmodule

```

35~44	宣告接腳
49~59	控制讀出跟寫入訊號

ALU_control

根據 func_ctrl 跟 ALU_OP 看要控制 ALU 做甚麼運算

```

1 module ALU_control(
2     input [5:0] funct_ctrl,
3     input [2:0] ALU_OP,
4     output reg [1:0] ALU_function
5 );
6
7 // 定義功能碼
8 parameter ADD_FUNC = 3'b000, SUB_FUNC = 3'b001, OR_FUNC = 3'b010, FUNC_FUNC = 3'b011;
9 parameter ADD = 0, SUB = 1, OR_OP = 2, SHIFT_OP = 3;
10 parameter addr = 3'b001, subr = 3'b011, shiftr = 3'b000, orr = 3'b101;
11
12 always(*) begin
13     case(ALU_OP)
14         ADD_FUNC: begin
15             ALU_function = ADD;
16         end
17         SUB_FUNC: begin
18             ALU_function = SUB;
19         end
20         OR_FUNC: begin
21             ALU_function = OR_OP;
22         end
23         FUNC_FUNC: begin
24             case(funct_ctrl[2:0])
25                 addr: begin
26                     ALU_function = ADD;
27                 end
28                 subr: begin
29                     ALU_function = SUB;
30                 end
31                 shiftr: begin
32                     ALU_function = SHIFT_OP;
33                 end
34                 orr: begin
35                     ALU_function = OR_OP;
36                 end
37             endcase
38         end
39         default: begin
40             ALU_function = 3'b?;
41         end
42     endcase
43 end

```

1~4	宣告接腳
12~41	將每種可能寫出來

IM:

使用 assign 把 IM 的資料傳入 CPU

```
35 module IM(  
36     // Outputs  
37     output wire [31:0] Instr,  
38     // Inputs  
39     input wire [31:0] InstrAddr  
40 );  
41  
42 /*  
43  * Declaration of instruction memory.  
44  * CAUTION: DONT MODIFY THE NAME AND SIZE.  
45  */  
46 reg [7:0] InstrMem[0:`INSTR_MEM_SIZE - 1];  
47 assign Instr = {InstrMem[InstrAddr], InstrMem[InstrAddr + 1], InstrMem[InstrAddr + 2], InstrMem[InstrAddr + 3]};  
48 endmodule
```

二、Descriptions test commands for each module:

R type:

1 2 3 4 5 6 7 8 9 10 11 12 13	addu \$20, \$1, \$2 addu \$21, \$31, \$29 addu \$22, \$23, \$24 addu \$23, \$24, \$25 subu \$24, \$31, \$8 subu \$25, \$6, \$5 subu \$26, \$26, \$27 sll \$27, \$31, 4 sll \$28, \$31, 8 sll \$1, \$31, 31 or \$2, \$8, \$9 or \$3, \$29, \$29 or \$4, \$2, \$0	分別測試: 正常的數值相加 最大最小值的相加 正常的數值相減 小減大 0 減 0 左移 OR 功能測試
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	// Instruction Memory in Hex // addu \$20, \$1, \$2 // 000000 00001 00010 10100 00000 100001 00 // Addr = 0x00 22 // Addr = 0x01 A0 // Addr = 0x02 21 // Addr = 0x03 // addu \$21, \$31, \$29 // 000000 11111 11010 10101 00000 100001 03 // Addr = 0x04 FD // Addr = 0x05 A8 // Addr = 0x06 21 // Addr = 0x07 // addu \$22, \$23, \$24 // 000000 10111 11000 10110 00000 100001 02 // Addr = 0x08 F8 // Addr = 0x09 B0 // Addr = 0x0A 21 // Addr = 0x0B // addu \$23, \$24, \$25 // 000000 11000 11001 10111 00000 100001 03 // Addr = 0x0C 19 // Addr = 0x0D B8 // Addr = 0x0E 21 // Addr = 0x0F // subu \$24, \$31, \$8 // 000000 11111 01000 11000 00000 100011 03 // Addr = 0x10 E8 // Addr = 0x11 C0 // Addr = 0x12 23 // Addr = 0x13 // subu \$25, \$6, \$5 // 000000 00110 00101 11001 00000 100011 00 // Addr = 0x14 C5 // Addr = 0x15 C8 // Addr = 0x16 23 // Addr = 0x17	38 // subu \$26, \$26, \$27 39 // 000000 11010 11011 11010 00000 100011 40 03 // Addr = 0x18 41 5B // Addr = 0x19 42 D0 // Addr = 0x1A 43 23 // Addr = 0x1B 44 // sll \$27, \$31, 4 45 // 000000 11111 00000 11011 00100 000000 46 03 // Addr = 0x1C 47 E0 // Addr = 0x1D 48 D9 // Addr = 0x1E 49 00 // Addr = 0x1F 50 // sll \$28, \$31, 8 51 // 000000 11111 00000 11100 01000 000000 52 03 // Addr = 0x20 53 E0 // Addr = 0x21 54 E2 // Addr = 0x22 55 00 // Addr = 0x23 56 // sll \$1, \$31, 31 57 // 000000 11111 00000 00001 11111 000000 58 03 // Addr = 0x24 59 E0 // Addr = 0x25 60 0F // Addr = 0x26 61 C0 // Addr = 0x27 62 // or \$2, \$8, \$9 63 // 000000 01000 01001 00010 00000 100101 64 01 // Addr = 0x28 65 09 // Addr = 0x29 66 10 // Addr = 0x2A 67 25 // Addr = 0x2B 68 // or \$3, \$29, \$29 69 // 000000 11101 11101 00011 00000 100101 70 03 // Addr = 0x2C 71 BD // Addr = 0x2D 72 18 // Addr = 0x2E 73 25 // Addr = 0x2F 74 // or \$4, \$2, \$0 75 // 000000 00010 00000 00100 00000 100101 76 00 // Addr = 0x30 77 40 // Addr = 0x31 78 20 // Addr = 0x32 79 25 // Addr = 0x33

I type:

<pre> 1 addiu \$20, \$2, 0x0000_0007 2 addiu \$21, \$31, 0x0000_0001 3 addiu \$22, \$13, 0xFFFF_FFFE 4 sw \$0, 5(\$29) 5 sw \$19, 4(\$29) 6 sw \$7, 16(\$29) 7 sw \$9, 12(\$19) 8 lw \$23, 9(\$29) 9 lw \$24, 16(\$29) 10 lw \$25, 16(\$12) 11 ori \$26, \$30, 0x1234_1234 12 ori \$27, \$3, 0x3333_3333 </pre>	<p>分別測試:</p> <p>正常加法</p> <p>最大值加 1</p> <p>零加其他數值</p> <p>存數值</p> <p>讀數值</p> <p>OR 功能測試</p>
<pre> 1 // Instruction Memory in Hex 2 // addiu \$20, \$2, 0x0000_0007 3 // 001001 00010 10100 0000000000000011 4 24 // Addr = 0x00 5 54 // Addr = 0x01 6 00 // Addr = 0x02 7 07 // Addr = 0x03 8 // addiu \$21, \$31, 0x0000_0001 9 // 001001 11111 10101 0000000000000001 10 27 // Addr = 0x04 11 F5 // Addr = 0x05 12 00 // Addr = 0x06 13 01 // Addr = 0x07 14 // addiu \$22, \$13, 0xFFFF_FFFE 15 // 001001 01101 10110 1111111111111110 16 25 // Addr = 0x08 17 B6 // Addr = 0x09 18 FF // Addr = 0x0A 19 FE // Addr = 0x0B 20 // sw \$0, 5(\$29) 21 // 101011 11101 00000 00000000000000101 22 AF // Addr = 0x0C 23 A0 // Addr = 0x0D 24 00 // Addr = 0x0E 25 05 // Addr = 0x0F 26 // sw \$19, 4(\$29) 27 // 101011 11101 10011 00000000000000100 28 AF // Addr = 0x10 29 B3 // Addr = 0x11 30 00 // Addr = 0x12 31 04 // Addr = 0x13 32 // sw \$7, 16(\$29) 33 // 101011 11101 00111 00000000000010000 34 AF // Addr = 0x14 35 A7 // Addr = 0x15 36 00 // Addr = 0x16 37 10 // Addr = 0x17 38 // sw \$9, 12(\$19) 39 // 101011 10011 01001 00000000000001100 40 AE // Addr = 0x18 41 69 // Addr = 0x19 42 00 // Addr = 0x1A 43 0C // Addr = 0x1B </pre>	<pre> 44 // lw \$23, 9(\$29) 45 // 100011 11101 10111 0000000000001001 46 8F // Addr = 0x1C 47 B7 // Addr = 0x1D 48 00 // Addr = 0x1E 49 09 // Addr = 0x1F 50 // lw \$24, 16(\$29) 51 // 100011 11101 11000 00000000000010000 52 8F // Addr = 0x20 53 B8 // Addr = 0x21 54 00 // Addr = 0x22 55 10 // Addr = 0x23 56 // lw \$25, 16(\$12) 57 // 100011 01100 11001 00000000000010000 58 8D // Addr = 0x24 59 99 // Addr = 0x25 60 00 // Addr = 0x26 61 10 // Addr = 0x27 62 // ori \$26, \$30, 0x1234_1234 63 // 001101 11110 11010 0001001000110100 64 37 // Addr = 0x28 65 DA // Addr = 0x29 66 12 // Addr = 0x2A 67 34 // Addr = 0x2B 68 // ori \$27, \$3, 0x3333_3333 69 // 001101 00011 11011 0011001100110011 </pre>

J type:

<pre> 1 beq \$0, \$1, 1 2 addiu \$1, \$1, 0x1234_5678 3 beq \$20, \$10, 3 4 subu \$10, \$10, \$0 5 addiu \$20, \$20, 1 6 j 2 7 addiu \$21, \$11, 5 8 ori \$22, \$22, 128 9 beq \$29, \$22, 3 10 sw \$29, 0(\$29) 11 addiu \$29, \$29, 4 12 j 8 </pre>	測試 beq j 跟其他功能組合的功能
<pre> 1 // Instruction Memory in Hex 2 // beq \$0, \$1, 1 3 // 000100 00000 00001 0000000000000001 4 10 // Addr = 0x00 5 01 // Addr = 0x01 6 00 // Addr = 0x02 7 01 // Addr = 0x03 8 // addiu \$1, \$1, 0x1234_5678 9 // 001001 00001 00001 0101011001111000 10 24 // Addr = 0x04 11 21 // Addr = 0x05 12 56 // Addr = 0x06 13 78 // Addr = 0x07 14 // beq \$20, \$10, 3 15 // 000100 10100 01010 0000000000000011 16 12 // Addr = 0x08 17 8A // Addr = 0x09 18 00 // Addr = 0x0A 19 03 // Addr = 0x0B 20 // subu \$10, \$10, \$0 21 // 000000 01010 00000 01010 00000 10001 22 01 // Addr = 0x0C 23 40 // Addr = 0x0D 24 50 // Addr = 0x0E 25 23 // Addr = 0x0F 26 // addiu \$20, \$20, 1 27 // 001001 10100 10100 0000000000000001 28 26 // Addr = 0x10 29 94 // Addr = 0x11 30 00 // Addr = 0x12 31 01 // Addr = 0x13 32 // j 2 33 // 000010 00000000000000000000000010 34 08 // Addr = 0x14 35 00 // Addr = 0x15 36 00 // Addr = 0x16 37 02 // Addr = 0x17 </pre>	<pre> 38 // addiu \$21, \$11, 5 39 // 001001 01011 10101 0000000000000101 40 25 // Addr = 0x18 41 75 // Addr = 0x19 42 00 // Addr = 0x1A 43 05 // Addr = 0x1B 44 // ori \$22, \$22, 128 45 // 001101 10110 10110 0000000010000000 46 36 // Addr = 0x1C 47 D6 // Addr = 0x1D 48 00 // Addr = 0x1E 49 80 // Addr = 0x1F 50 // beq \$29, \$22, 3 51 // 000100 11101 10110 0000000000000011 52 13 // Addr = 0x20 53 B6 // Addr = 0x21 54 00 // Addr = 0x22 55 03 // Addr = 0x23 56 // sw \$29, 0(\$29) 57 // 101011 11101 11101 0000000000000000 58 AF // Addr = 0x24 59 BD // Addr = 0x25 60 00 // Addr = 0x26 61 00 // Addr = 0x27 62 // addiu \$29, \$29, 4 63 // 001001 11101 11101 0000000000000100 64 27 // Addr = 0x28 65 BD // Addr = 0x29 66 00 // Addr = 0x2A 67 04 // Addr = 0x2B 68 // j 8 69 // 000010 000000000000000000000001000 70 08 // Addr = 0x2C 71 00 // Addr = 0x2D 72 00 // Addr = 0x2E 73 08 // Addr = 0x2F </pre>

三、Stimulation Result:

R type:

輸出符合預期

RF output

1	00000001	17	00000002
2	80000000	18	00000037
3	ffffffff	19	00000064
4	00000000	20	00000040
5	ffffffff	21	00000004
6	f7f7f7f7	22	ffffffff
7	7fffffffff	23	00000000
8	80000000	24	00000000
9	ffff0000	25	0000ffff
10	0000ffff	26	88080808
11	0000000a	27	00000000
12	000000a0	28	fffffff0
13	00000002	29	ffffff00
14	00000001	30	00000000
15	00000003	31	ffffffff
16	00000007	32	ffffffff

I type:

輸出結果符合預期

DM out		RF out	
1	ff	1	00000001
2	ff	2	00000001
3	ff	3	00000003
4	ff	4	77777777
5	00	5	7f7f7f7f
6	00	6	f7f7f7f7
7	00	7	7fffffffff
8	40	8	80000000
9	01	9	ffff0000
10	ff	10	0000ffff
11	ff	11	0000000a
12	ff	12	000000a0
13	ff	13	00000002
14	ff	14	00000001
15	ff	15	00000003
16	ff	16	00000007
17	80		
18	00		
19	00		
20	00		

17	00000002
18	00000037
19	00000064
20	00000040
21	0000000a
22	00000000
23	0000ffff
24	fffffff0
25	80000000
26	0000ffff
27	fffffff0
28	77777777
29	00000000
30	00000000
31	ffffffff
32	ffffffff


J type:

輸出結果符合預期

DM out (只截圖一部分，因為檔案太長)		RF out			
1	00	1	00000001	17	00000002
2	00	2	00000001	18	00000037
3	00	3	00000003	19	00000064
4	00	4	77777777	20	00000040
5	00	5	7f7f7f7f	21	00000005
6	00	6	f7f7f7f7	22	000000a5
7	00	7	7fffffff	23	00000080
8	04	8	80000000	24	00000000
9	00	9	ffff0000	25	00000000
10	00	10	0000ffff	26	00000000
11	00	11	00000005	27	00000000
12	08	12	000000a0	28	00000000
13	00	13	00000002	29	00000000
14	00	14	00000001	30	00000080
15	00	15	00000003	31	ffffffff
16	0c	16	00000007	32	ffffffff

四、Implement multiplier and divider in a single cycle CPU

如果要執行 single cycle 乘法或加法，可以利用很多加法器，組成專門計算乘法除法的 block，然後根據 Opcode 控制它，另外 Register 需要增加 HIGH, LOW 兩個 register 用以存計算結果，類似下圖的計算方法。計算的方法是先將每個 bit 之間之間的結果算出來，然後再把它們組合起來，這樣可以很快速的知道乘法的結果，但是這樣會需要很大的面積。



五、Conclusion and insight on this homework.:

這次作業我做了以下幾點優化 1.自己寫 ALU 中的加法器讓面積縮小 2.自己寫 ALU 中的位移讓面積縮小 3.簡化 control 的邏輯，以上這些優化都讓我的面積可以變得更小。尤其是對 instruction 輸入的 Opcode, Funct 做優化，分別只要 4bit, 3bit 就可以判斷出功能。

這次的作業合成非常的神奇，因為我在合成的時候 slack 上上下下，一下 0.5，一下 4.多，require time 還可以變成 7.多，完全沒有辦法優化。最後我發現如果寫一個 32bit MUX 反而會比直接使用 synthesis 工具合成出來的好很多，slack 也提升很多。