

Project: Design of a Simple CPU

By: Rayon Dhali

Table of Contents

1. Introduction

- Brief discussion of the purpose and goa regarding lab 6
- Brief description of the components used

2. Components: Latch1, Latch 2, 4:16 Decoder, FSM

- Brief description, basic waveform example(used from Instruction manual " Lab 6 notes") and Truth table for each component

3. ALU_1 for Problem Set 1

- Waveform showcasing the solution to problem 1 + circuit diagram
- Very brief description of the waveform and the operations in relation to problem 1 which include the inputs and outputs


4. Conclusion

Introduction:


The purpose of the lab involves designing and implementing a simple central processing unit (CPU) (1) using VHDL on an FPGA board, with a focus on building and simulating an Arithmetic and Logic Unit (ALU). The CPU also includes a control unit that manages system operations and a program counter (PC) designed as a finite state machine (FSM) to handle instruction sequencing. Memory simulation is achieved through a 3-to-8 decoder that provides operation codes for the ALU, with operands supplied by the FPGA board switches and student ID digits. This project aims to demonstrate the fundamentals of CPU architecture (2) and the practical application of VHDL programming, bridging the gap between theoretical concepts and real-world hardware implementation.

Components: Latch1, Latch 2, 4:16 Decoder, FSM


4:16 Decoder Info:




Waveform:			





ALU1 Info:






FSM Info:






Latch 1 and Latch 2:




Waveform: Latch 1 and 2:



ALU 1- problem 1:

Mast	er Time Ba	r: 0 ps		→ Point	er: 44.09 ns	Ir	nterval: 44.09 ns	3	Start:		End:	
	Name	Value at 0 ps) ps 10.	.0 ns 20.	0 ns 30.	0 ns 40.	0 ns 50.	0 ns 60.	0 ns 70.	0 ns 80.	0 ns 90.	0 ns 100.0 ns
i≞	⊕ A	U 87					8	7				
i≞	⊕ B	U 9					9	9				
in_	clk	В 0	1	J								<u> </u>
in_	Enabler	B 1			1							
in_	data_in	B 1			1						1	
in_	Reset_A	B 1										
in_	Reset_B	B 1			1						1	
in_	Reset	B 1										
25	⊕ First_f	B 0000001		0000001		011	0000	0000	0000	0110	0000	0000001
25	⊕ ID	B 0000001	0000001	100	1111	001	0010	0000	0110	0000	0000	0001111
25	⊕ Last_f	B 0000001		0000001		100	1100	000	1000	011	1000	0001000
25	Sign_l	B 0000000					0000	0000				
25	⊕ Sign	B 0000000					0000	0000				
25	⊕ R1	B 0000		0000		11	10	10	00		10	0000
eut	± R2	B 0000		0000		01	.00	10	10	11	11	1010
			1									

Waveform Part 1:



<u>Diagram for part 1 containing Latch1, Latch 2, 4:16 Decoder, FSM, ALU-3</u>

Outline/design of component:

The waveform simulation shows the ALU processing inputs Reg1 and Reg2 based on the current_state from the FSM, which dictates operations via a decoder. The output Result displays computed values, highlighting the ALU's role in executing arithmetic and logical instructions within the CPU, as it responds dynamically to changes in control signals. This setup emphasizes the essential function of inputs and outputs in managing real-time data processing.

Conclusion:

In this lab, we successfully designed and implemented a simple central processing unit (CPU) using VHDL on an FPGA board, with a focus on the arithmetic and logic unit (ALU) and its various functions. Our tasks included modifying ALU operations such as incrementing, logical shifts, rotations, and basic arithmetic, and integrating these into the CPU framework. Through extensive procedural steps and functional simulations with Quartus software, we tested the behavior of the CPU under different input conditions and validated the functionality of each component, including registers, the finite state machine (FSM), and decoders. This lab reinforced our understanding of CPU architecture and VHDL programming, highlighting the importance of careful design and simulation in digital system development, and equipped us with practical skills and theoretical knowledge essential for designing complex digital systems in real-world applications.