


# RTOS vs GPOS: Interrupt Latency



**Irse content** 

Overview

Q&A Notes **Announcements** 

**Reviews** 

Learning f

21 (+)

**6** (+)

## **Back to All Questions**

JS

Patch for cm7

Jason · Lecture 36 · 2 years ago

My dev board has m7 core, will I need a different patch file? If I can use the provided patch, is there anything that needs to be modified?

12 replies **Follow replies** 



Shishir — Teaching Assistant

2 years ago

Jason,

The same patch might not work as the paths are different.

As Section 4.7.5.1 of the SEGGER SystemView User Guide mentions, you can manually add the SystemView APIs.

```
FreeRIOS/202012 - FreeRIOS/202
```

Feel free to revert if you face issues.

Martynas Martynas

2 years ago

Jason, have you been able to modify patch for m7? Or manually add SystemView APIs, as Shishir suggested?

0 (+)

0 (+)

**11** (+)

JS Jason

2 years ago

Thanks Shishir.

JS Jason

2 years ago

Hi Martynas,

Yes I ended up just changing the paths in the patch and it worked.

line 1 FreeRTOS/portable/GCC/ARM\_CM7/r0p1/port.c

line 116 FreeRTOS/portable/GCC/ARM\_CM7/r0p1/portmacro.h

You also have to add the following defines to port.c

/\* Constants used to detect a Cortex-M7 r0p1 core, which should use the ARM\_CM7 r0p1 port. \*/

#define portCPUID ( \* ( ( volatile uint32\_t \* ) 0xE000ED00 ) )

#define portCORTEX\_M7\_r0p1\_ID ( 0x410C271 )

#define portCORTEX\_M7\_r0p0\_ID ( 0x410C270 )

After doing that I couldn't get the timestamps working in SystemView even though I enabled the DWT\_CTRL. I found that to have access to the DWT CYCCNT you need to add code below in main.c to enable the DWT (place after SystemClock\_Config()) You need to unlock registers to gain access to them.

// Enable the CYCCNT counter

CoreDebug->DEMCR |= CoreDebug\_DEMCR\_TRCENA\_Msk;

DWT->LAR = 0xC5ACCE55;

DWT->CYCCNT = 0;

DWT->CTRL |= DWT\_CTRL\_CYCCNTENA\_Msk;

0 (+) : Martynas MJ 2 years ago This helps a lot. I changed paths to ARM\_CM3 port files, added the defines and it worked. Timestamps also seem to work, no additional unlocking of registers was required. I owe you a beer. 0 (1) Jason JS 2 years ago No Problem, happy to hear it helped. 0 (+) **Darien Savio** DR 2 years ago Thanks a lot Jason. Worked like a charm 0 (+) Jason JS 2 years ago No problem, good to hear Darien. 0 (1) Christian CR 2 years ago Thank you Jason for your very valuable comments. It works fine with my NUCLEO-STM: 0 (+) : Kamil \* Answer KA 2 years ago At the moment when I'm writing this SEGGER company already has published patch for latest LTS version: FreeRTOS 202112.03-LTS. It works well with STM32F7 family. There is no need to integrate it manually. Just search for "FreeRTOSV10.4.zip" on SEGGER Wiki page (I cant paste direct link). 0 (+) : Sourabh SM 7 months ago @Jason, this definition worked for me #define portCORTEX\_M7\_r0p1\_ID ( 0x410FC271 ) #define portCORTEX\_M7\_r0p0\_ID ( 0x410FC270 )

Here's the link where I got the code:

Hope that helps.

https://github.com/stm32duino/Arduino\_Core\_STM32/issues/371

3 months ago

Hi, guys! I'm using an STM Nucleo board with a Cortex MO and I've realized that the MO doesn't have DWT. Do you know if it's possible to use SEGGER Viewer with the MO?

#### Load more answers

**RA** 

Add reply

## **Teach the world online**

Create an online video course, reach students across the globe, and earn money

**Teach on Udemy** 

Top companies choose Udemy Business to build in-demand career skills.









### English

**Udemy Business** 

Teach on Udemy

Get the app

About us

Contact us

Careers

Blog

Help and Support

Affiliate

Investors

Terms

Privacy policy

Cookie settings

Sitemap

Accessibility statement