

# HELLO FPGA REV 1

01 TITLE\_BLOCK

02 DDR3 CONNECTION

03 SPI & MISC CONNECTION

04 PIC32MX775F256L CONNECTION



05 CLOCK & GND CONNECTION

06 POWER DECOUPLING CONNECTION


07 REGULATOR CONNECTION



08 USB TO UART CONNECTION

09 EXPANSION CONNECTOR


Drawn By: ProjectDrawnBy		 <b>MICROCHIP</b>	
Engineer: ProjectEngineer			
PartNumber: ProjectPartNumber	Project Title <b>ProjectTitle</b>		
Sheet Title SheetTitle		DVP-100-000518-001	
Size A	Sch #03-ProjectBoardNumber02-07-2019 15:19:36		 <b>Altium</b> Altium.com
Revision:ProjectRevision\$CH		Sheet 1 of 11	
File: 01_TITLE_BLOCK_A.SchDoc			

# HELLO FPGA Rev 1




Drawn By: ProjectDrawnBy	 <b>MICROCHIP</b>
Engineer: ProjectEngineer	
PartNumber: ProjectPartNumber	Project Title ProjectTitle
Sheet Title BLOCK DIAGRAM	Designed with  <b>Altium</b>
Revision: ProjectRevisions	Sch #03-ProjectBoard Date: 02-07-2019 15:19:37 Sheet 2 of 11
File: 10_BLOCK_DIAGRAM_B.SchDoc	Altium.com

## DDR3 CONNECTION




# SPI & MISC CONNECTION




Drawn By: ProjectDrawnBy	
Engineer: ProjectEngineer	
PartNumber: ProjectPartNum	Project Title ProjectTitle
Sheet Title SPI & MISC CONNECTION	Designed with 
Rev: 1	Sch #03-ProjectBoard
Revision: ProjectRevisions	Date: 02-07-2019 15:19:39
File: 03_SPI_MISC_CONN_B.SchDoc	Sheet 4 of 11

## PIC32MX795F512L CONNECTION




# CLOCK & GROUND CONNECTION




Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	Project Title: ProjectTitle	
Sheet Title: Clocked & Ground Connection		
Sch #03-ProjectBoard Revision: ProjectRevisions Date: 02-07-2019 15:19:42 Sheet 6 of 11		
File: 05_CLK_GND_CONN_B.SchDoc Designed with Altium		

# POWER DECOUPLING CONNECTION




# REGULATOR CONNECTION



## CORE REGULATOR 1.2V




## VTT & VREF REGULATOR





## DDR3 SUPPLY REGULATOR - 1.5V




## 3.3V SUPPLY REGULATOR





Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	ProjectTitle	
Sheet Title REGULATOR CONNECTION	Designed with 	
Revision: ProjectRevision	Date: 02-07-2019 15:19:44	
File: 07.REGULATOR_CONNECTION.B.SchDoc	Sheet 8 of 11	





# USB TO UART CONNECTION






## USB to UART / I<sup>2</sup>C SERIAL (SF2)





Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	ProjectTitle	
Sheet Title	USB TO UART CONNECTION Sch #03-ProjectBoardName Date: 02-07-2019 15:19:44 Revision: ProjectRevisionsCSheet 9 of 11	
File: 08_EXPLORER_KIT_INTERFACE_B.SchDoc	Designed with 	




EXPANSION CONNECTOR

<FPGAPinname>\_<FPGAPinno>\_<P1/P2>







Drawn By: ProjectDrawnBy		 <b>MICROCHIP</b>
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	Project Title <i>ProjectTitle</i>	
Sheet Title SheetTitle		<i>Designed with</i>  <a href="http://Altium.com">Altium.com</a>
Size A	Sch #03-ProjectBoardNumber02-07-2019 15:19:45	
Revision:ProjectRevisionSheet 10 of 11		
File: 09 MOTOR CONTROL INTERFACE A.SchDoc		

# AURDINO INTERFACE CONNECTION



## ICSP Header



Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	Project Title ProjectTitle	
Sheet Title SheetTitle	DVP-100-000518-001	
Size A	Sch #03-ProjectBoardNumber02-07-2019 15:19:45	Revision:ProjectRevisionSheet 11 of 11
File: 11_AURDINO_INTERFACE.SchDoc		Designed with  Altium.com