


Lecture 4


RTL Design Methodology Part A

Transition from
the Pseudocode & Interface
to a Corresponding Block Diagram

Structure of a Typical Digital System



Hardware Design with RTL VHDL



Steps of the Design Process

1. Text description
2. Interface
3. Pseudocode
4. Block diagram of the Datapath
5. Interface divided into the Datapath and Controller
6. ASM chart of the Controller
7. RTL VHDL code of the Datapath, Controller, and Top-Level Unit
8. Testbench for the Datapath, Controller, and Top-Level Unit
9. Functional simulation and debugging
10. Synthesis and post-synthesis simulation
11. Implementation and timing simulation
12. Experimental testing using FPGA board

Steps of the Design Process

Introduced in Class Today

1. Text description
2. Interface
3. Pseudocode
- 4. Block diagram of the Datapath**
- 5. Interface divided into the Datapath and Controller**
6. ASM chart of the Controller
7. RTL VHDL code of the Datapath, Controller, and Top-level Unit
8. Testbench for the Datapath, Controller, and Top-Level Unit
9. Functional simulation and debugging
10. Synthesis and post-synthesis simulation
11. Implementation and timing simulation
12. Experimental testing using FPGA board

Class Exercise 1

Statistics



High Performance

CoolClock

Low Power

DataCenter

Text Description

Draw a block diagram of the datapath of the STATISTICS circuit capable of computing the first three largest numbers in the set of $k=2^m$ n -bit unsigned numbers provided at its input.

In parallel, the circuit should also compute an average of all k inputs.

The circuit should be optimized for minimum latency (i.e., execute as many operations as possible in parallel), and should take as little resources as possible.

Pseudocode

no_1 = no_2 = no_3 = sum = 0

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din

 elseif (din > no_3) then


 no_3 = din

 end if

end for

avr = sum / k

Circuit Interface



Interface Table

Port	Width	Meaning
clk	1	System clock.
reset	1	System reset.
din	n	Input Data.
go	1	Control signal indicating that the first input is ready. Active for one clock cycle.
done	1	Signal set to high after the output is ready.
dout	n	Output dependent on the dout_mode input.
dout_mode	2	Control signal determining value available at the output. 00: avr, 01: no_1, 10: no_2, 11: no_3.

Pseudocode

$$k=2^m$$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din

 elseif (din > no_3) then

 no_3 = din

 end if





end for





avr = sum / k

Pseudocode


$k=2^m$

```
no_1 = no_2 = no_3 = sum = 0
wait for go
for i=0 to k-1 do
    sum = sum + din
    if (din > no_1) then
        no_3 = no_2
        no_2 = no_1
        no_1 = din
    elseif (din > no_2) then
        no_3 = no_2
        no_2 = din
    elseif (din > no_3) then
        no_3 = din
    end if
end for
avr = sum / k
```





Circuit Interface




Size of the sum register

$$k = 2^m$$





n -bit numbers

$$k = 2^3 = 8$$



$$i = 0 \dots k-1$$

$$0 \dots 2^m - 1$$



Pseudocode

$k=2^m$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

sum = sum + din

if (din > no_1) then

no_3 = no_2

no_2 = no_1

no_1 = din

elseif (din > no_2) then

no_3 = no_2

no_2 = din





elseif (din > no_3) then

no_3 = din

end if

end for

avr = sum / k



Pseudocode

$k=2^m$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din





 elseif (din > no_3) then

 no_3 = din

 end if

end for

avr = sum / k



Pseudocode

$k=2^m$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din


 elseif (din > no_3) then

 no_3 = din

 end if

end for

avr = sum / k



Pseudocode

$k=2^m$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din


 elseif (din > no_3) then

 no_3 = din

 end if

end for

avr = sum / k



Pseudocode

$k=2^m$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din


 elseif (din > no_3) then

 no_3 = din

 end if

end for

avr = sum / k



Block diagram of the Datapath

Pseudocode

$$k=2^m$$

no_1 = no_2 = no_3 = sum = 0

wait for go

for i=0 to k-1 do

 sum = sum + din

 if (din > no_1) then

 no_3 = no_2

 no_2 = no_1

 no_1 = din

 elseif (din > no_2) then

 no_3 = no_2

 no_2 = din

 elseif (din > no_3) then

 no_3 = din


 end if

end for

avr = sum / k


Interface Table

Port	Width	Meaning
clk	1	System clock.
reset	1	System reset.
din	n	Input Data.
go	1	Control signal indicating that the first input is ready. Active for one clock cycle.
done	1	Signal set to high after the output is ready.
dout	n	Output dependent on the dout_mode input.
dout_mode	2	Control signal determining value available at the output. 00: avr, 01: no_1, 10: no_2, 11: no_3.




Block diagram of the Datapath


Circuit Interface




Interface with the division into the Datapath and Controller




Interface with the division into the Datapath and Controller




Interface with the division into the Datapath and Controller







Block diagram of the Datapath

Interface with the division into the Datapath and Controller





ASM Charts




STATISTICS: Solutions





Block diagram of the Datapath

Interface with the division into the Datapath and Controller



Class Exercise 2

Sorting



High Performance

CoolClock

DataCache

Low Power

Text Description


Function:

Design a circuit capable of sorting $N=2^k$ w -bit numbers in descending order.

Optimization:


Optimize your circuit for the minimum total execution time. When choosing between two circuits with the same or very similar execution time, give preference to the circuit with the smaller area.

Interface




Simulation results for the sort operation (1)

Loading memory and starting sorting



Simulation results for the sort operation (2)

Completing sorting and reading out memory



Sorting – Example for N=4

		During Sorting						After sorting
Before sorting		i=0 j=1	i=0 j=2	i=0 j=3	i=1 j=2	i=1 j=3	i=2 j=3	
Index								
0	2	2	3	3	4	4	4	4
1	3	3	2	2	2	2	3	3
2	1	1	1	1	1	1	1	2
3	4	4	4	4	3	3	2	1

Legend:

position of memory
indexed by i

M_i


position of memory
indexed by j

M_j

$$N=2^k$$

Pseudocode

```
wait for s=1
for i=0 to N-2 do
  for j=i+1 to N-1 do
    if  $M_i < M_j$  then
      Swap  $M_i$  with  $M_j$ 
    end if
  end for
end for
Done
wait for s=0
go to the beginning
```





Block diagram of the Datapath

Pseudocode

```
wait for s=1 // initialize internal memory
for i=0 to N-2 do
  for j=i+1 to N-1 do
    if  $M_i < M_j$  then
      Swap  $M_i$  with  $M_j$ 
    end if
  end for
end for
Done
wait for s=0
go to the beginning
```

Interface






Block diagram of the Datapath

$$N=2^k$$

Pseudocode

```
wait for s=1
for i=0 to N-2 do
  for j=i+1 to N-1 do
    if  $M_i < M_j$  then
      Swap  $M_i$  with  $M_j$ 
    end if
  end for
end for
Done
wait for s=0
go to the beginning
```




Block diagram of the Datapath

$$N=2^k$$

Pseudocode


```
wait for s=1
for i=0 to N-2 do
  for j=i+1 to N-1 do
    if  $M_i < M_j$  then
      Swap  $M_i$  with  $M_j$ 
    end if
  end for
end for
Done
wait for s=0
go to the beginning
```



Block diagram of the Datapath

Pseudocode

```
wait for s=1
for i=0 to N-2 do
  for j=i+1 to N-1 do
    if  $M_i < M_j$  then
      Swap  $M_i$  with  $M_j$ 
    end if
  end for
end for
Done
wait for s=0
go to the beginning
```






Block diagram of the Datapath

Pseudocode

```
wait for s=1 // read out results
for i=0 to N-2 do
    for j=i+1 to N-1 do
        if  $M_i < M_j$  then
            Swap  $M_i$  with  $M_j$ 
        end if
    end for
end for
Done
wait for s=0
go to the beginning
```


Interface






Block diagram of the Datapath


Interface with the division into the Datapath and Controller




Interface with the division into the Datapath and Controller




Interface




Interface with the division into the Datapath and Controller





Block diagram of the Datapath


Interface with the division into the Datapath and Controller




Pseudocode

```
wait for s=1 // read out results
for i=0 to N-2 do
    for j=i+1 to N-1 do
        if  $M_i < M_j$  then
            Swap  $M_i$  with  $M_j$ 
        end if
    end for
end for
Done
wait for s=0
go to the beginning
```


ASM Chart





Block diagram of the Datapath

ASM Chart



Timing Analysis

Execution Time(N) =

Timing Analysis

For RAM with synchronous read

Execution Time(N) =

$$1 + (N-1) \cdot 2 +$$

$$1 + (N-2) \cdot 2 +$$

....

$$1 + 1 \cdot 2 =$$


$$= (N-1) + (N-1)(N/2) \cdot 2 =$$

$$= (N-1) (N+1) =$$

$$= N^2 - 1$$

Timing Analysis


For RAM with synchronous read




Timing Analysis

For RAM with asynchronous read

ASM Chart




ASM Chart



Timing Analysis

For RAM with asynchronous read



Timing Analysis

For RAM with asynchronous read

Execution Time(N) =

$$1 + (N-1) +$$

$$1 + (N-2) +$$

....

$$1 + 1 =$$

$$= (N-1) + (N-1)(N/2) =$$

$$= N^2/2 + N/2 - 1$$