


# ZYNQ-IPMC MEZZANINE (revB)

## Connectivity (PHY, ADC, Mezzanine IO)

Ethernet PHY  
Ethernet.SchDoc



Analog-to-Digital Converters  
AnalogSense.SchDoc



Mezzanine Connector  
BoardConnector.SchDoc



## ZYNQ-7020/14S

PS:

ZYNQ MIO  
ZynqMIO.SchDoc



PL:

ZYNQ EMIO (banks 13 and 34)  
ZynqEMIO.SchDoc



ZYNQ EMIO (bank 35)  
ZynqEMIO\_2.SchDoc



ZYNQ Power  
ZynqPower.SchDoc



## Memory (DDR3, QSPI, EEPROM)

DDR3  
ZynqDDR.SchDoc



Peripherals  
ZynqPeripherals.SchDoc





## Power


DC/DC Converters and Sequencing  
PowerSequence.SchDoc





Description <b>Project overview</b>			
Title <b>ZYNQ-IPMC</b>			Univ. Wisconsin-Madison Madison, WI 53706
Size: <b>A3</b>	Number: <b>1</b>	Revision: <b>revB1</b>	
Date: <b>6/20/2019</b>	Time: <b>3:03:47 PM</b>	Sheet <b>1</b> of <b>11</b>	
File: <b>IPMC.SchDoc</b>			Author: <i>Marcelo Vicente</i>







Description <b>Mini-DIMM pinout</b>				
Title <b>ZYNQ-IPMC</b>			Univ. Wisconsin-Madison Madison, WI 53706	
Size: <b>A3</b>	Number: <b>2</b>	Revision: <b>revB1</b>		
Date: <b>6/20/2019</b>	Time: <b>3:03:48 PM</b>	Sheet <b>2</b> of <b>11</b>		
File: <b>BoardConnector.SchDoc</b>				
			Author: <i>Marcelo Vicente</i>	






Description <b>ZYNQ MIO connectivity</b>			
Title <b>ZYNQ-IPMC</b>			Univ. Wisconsin-Madison Madison, WI 53706
Size: <b>A3</b>	Number: <b>4</b>	Revision <b>revB1</b>	
Date: <b>6/20/2019</b>	Time: <b>3:03:50 PM</b>	Sheet <b>4</b> of <b>11</b>	
File: <b>ZynqMIO_SchDoc</b>			
			Author: <b>Marcelo Vicente</b>




Description <b>ZYNQ EMIO connectivity (banks 13 &amp; 34)</b>			
Title <b><i>ZYNQ-IPMC</i></b>			Univ. Wisconsin-Madison Madison, WI 53706
Size: <b>A3</b>	Number: <b>5</b>	Revision: <b>revB1</b>	
Date: <b>6/20/2019</b>	Time: <b>3:03:51 PM</b>	Sheet <b>5</b> of <b>11</b>	
File: <b>ZynqEMIO.SchDoc</b>			
			Author: <b><i>Marcelo Vicente</i></b>






Description <b>ZYNQ EMIO connectivity (banks 35)</b>			
Title <b>ZYNQ-IPMC</b>			Univ. Wisconsin-Madison Madison, WI 53706
Size: <b>A3</b>	Number: <b>6</b>	Revision: <b>revB1</b>	
Date: <b>6/20/2019</b>	Time: <b>3:03:55 PM</b>	Sheet <b>6</b> of <b>11</b>	
File: <b>ZynqEMIO_2.SchDoc</b>			
			Author: <b>Marcelo Vicente</b>







Stitching caps



### Power sequence for Zynq




LDO converters are interchangeable with the following components:  
ADP1755 (0.8A) and ADP1741 (2.0A)  
Potentially, a cheaper and small option is also available: LD39050 (0.5A, no soft-start) or LD39100 (1.0A, no soft-start)



Description <b>Power and sequencing</b>				
Title <b>ZYNQ-IPMC</b>			Univ. Wisconsin-Madison Madison, WI 53706	
Size: <b>A3</b>	Number: <b>7</b>	Revision: <b>revB1</b>		
Date: <b>6/20/2019</b>	Time: <b>3:04:00 PM</b>	Sheet <b>7</b> of <b>11</b>		
File: <b>PowerSequence.SchDoc</b>				
Author: <b>Marcelo Vicente</b>				








CS pins can be swapped if it improves layout




QSPI has 64MBytes  
Needs 50ohm lines  
C should be pulled LOW, but there is already the Zynq strap-pins.  
40 MHz is the max speed allowed due to the hold times imposed by Zynq.  
Check ZC702 schematic for more details.





SPI chains are independent because SPI operations during conversion can generate noise. This also allows the Zynq to detect when conversions are done (page 32 of the AD7689 datasheet).

Reference is 2.5V for all analog inputs. External voltage dividers are required to ensure proper readings.



Filter high frequency noise from VCC

