Signetics

8X60 FIFO RAM Controller (FRC)

Product Specification

Logic Products

FEATURES

- 12-Bit FIFO Address Generator
- Data Rate Exceeding 8MHz
- Asynchronous Read/Write Operations
- Three-State Address Outputs
- User-Defined Word Width
- Specifically Designed for Use with High-Speed Bipolar RAMs (Adaptable for Use with MOS RAMs)
- TTL Input and Output
- 16mA Address-Drive Capability

USE AND APPLICATION

- Interface Between Independently-Clocked Systems
- Buffer Memories for Disk and/or Tape
- Data Communication Concentrators
- CPU/Terminal Buffering
- DMA Applications
- CRT Terminals

PRODUCT DESCRIPTION

The Signetics 8 × 60 FIFO RAM Controller (FRC) is an address and status generator designed to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs — see **Applications** on the last page of this data sheet. The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected — refer to the memory length table on the next page. Built-in arbitration logic handles read/write operations on a first-come/first-served basis.

As shown in Figure 1, the FRC consists of:


- A 12-Bit Write Address Generation Counter (Counter #1) and a 12-Bit Read Address Generation Counter (Counter #2).
- A 12-Bit Up/Down Status Counter (Counter #3).
- Twelve Three-State Address Drivers.
- · Control Logic.

The two address counters, #1 and #2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the three-state address drivers. Counter #3 generates full, empty, and half full status.

FUNCTIONAL OPERATION

The FRC operates in either of two basic modes — write into the FIFO buffer memory or read from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chipenable control are shown in the Timing Diagrams.

PIN CONFIGURATION



	UND [14]	15] 411
	_	TOP VIEW
		CD07430\$
PIN NO.	IDENTIFIER	FUNCTION
1	V _{BB}	Supply voltage for internal circuits.
2, 14, 21	GND	Circuit ground.
3	<u> জ</u>	Shift-In request for write cycle; active-low input.
4	SO	Shift-Out request for read cycle: active-low input.
5	RESET	Active-low master reset input.
6	CE	Active-low chip enable input.
7	WRITE	Write cycle address valid; active-low output.
8	READ	Read cycle address valid; active-low output.
9	FULL	Memory full status output; also, override input capability. Active when high.
10	HALF FULL	Memory half-full status output; active-high.
11	EMPTY	Memory empty status output; also, override input capability. Active when high.
12	LS1	Least significant bit (LSB) of the memory length select input.
13	LS2	Most significant bit (MSB) of the memory length select input.
15 - 20 22 - 27		Three-state address outputs: A ₀ = LSB.


Supply voltage

28

 V_{CC}

ORDERING CODE

PACKAGES	COMMERCIAL RANGES V _{CC} = 5V ± 10%; T _A = 0°C to +70°C
Plastic DIP	N8X60N
Hermetic CERDIP	N8X60F



FIFO BUFFER MEMORY -- WRITE CYCLE

To perform a write operation, \overline{SO} must be **high** and SI must be **low**. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter #1 (Figure 1) is output to the address bus via the multiplexer and WRITE output goes **low**. (**Note.** Normally, the WRITE output goes **low** after the address output becomes state—refer to WRITE Cycle Timing Diagram. The WRITE output may then act as a write or chip enable for the RAMs that are used to implement the memory.

When the write cycle is ended (\$\overline{S}\$i is forced high), the WRITE output goes high, the address output buffers return to a high-impedance state. Counter #1 (Write Address Generation) and Counter #3 (Status) are both incremented, and Counter #2 (Read Address Generation) remains unchanged.

FIFO BUFFER MEMORY -- READ CYCLE

To perform a read operation, SI must be high and SO must be low. When these conditions exist and other control parameters (Table 1) are satisfied, the read address contained in Counter #2 (Figure 1) is output to the address bus and the READ output goes low.

When the **read** cycle is ended (SO is forced **high**) the READ output goes **high**, the output buffers return to a high-impedance state. Counter #2 (Read Address Generation) is incremented. Counter #3 (Status) is decremented, and Counter #1 (Write Address Generation) remains unchanged.

MEMORY LENGTH

LS1	LS2	HALF LENGTH	FULL LENGTH
L	L	2048	4096
Н	L	32	64
L	Н	512	1024
н	н	128	256

CONTROL LOGIC

To prevent the possibility of operational conflicts, \overline{Sl} and \overline{SO} are treated on a first-come/first-served basis; these two input signals are controlled by internal arbitration logic — refer to the applicable **Timing Diagrams** and **AC Characteristics** for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current-cycle is complete (provided other control parameters are satisfied).

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select (LS1, LS2) Inputs. When less than the maximum length is selected, the unused highorder bits of the address outputs are held in the high-impedance state.

Generation of the status output signals (HALF FULL, FULL and EMPTY) is a function of the Length Select (LS1, LS2) inputs and the current state of Status Counter #3. In general, the status outputs reflect the conditions that follow:

 HALF FULL — this status output signals goes high on the positive-going edge of Sī if the MSB of the selected length of Counter #3 becomes a "1". The HALF FULL signal will go from high-to-tow on the positive-going edge of SO when, after the **read** cycle, the selected length of Counter #3 changes from "100 ... 00" to "011 ... 11". For example, if the selected memory length is 256 words (FULL = 256), then HALF FULL = 128 words; hence, on the positive-going edge of \$\overline{50}\$ when Counter #3 reaches a count of 127, the HALF FULL output will go from **high**-to-low.

- FULL this signal serves both as a status output and as an override input. The FULL signal goes high on the negative-going edge of Sī if all bits of Counter #3 for selected length are equal to "1". The FULL output goes from high-to-low on the negative-going edge of SO.
- EMPTY this signal also serves as a status output and as an override input. On the negative-going edge of SO, the EMPTY output is driven high if Status Counter #3 contains a value of "1"; on the positive-going edge of SO, the counter is decremented to "0". The EMPTY output goes from high-to-low on the negative-going edge of SI.

Once the FULL signal is **high**, further Write Cycle Requests (SI = low) are ignored; similarly, once the EMPTY signal is **high**, further Read Cycle requests (SO = low) are ignored. However, to accommodate diversified applications, the FULL and EMPTY outputs are

8X60

open-collector with on-chip 4.7K passive pullup resistors. If either the FULL or EMPTY pins are forced **low** via external control, the corresponding **write** or **read** cycle may resume (provided the external FULL or EMPTY input is held **low** until the corresponding <u>WRITE</u> or READ output goes **low**) and the address/ status counters will continue normal operation*—refer to Table 1.

The user must force the RESET input low to initialize the chip. (Note. If the RESET signal is driven low during a write or read cycle, the

address output may have a short period of uncertainty before assuming a high-impedance state.) The following actions occur when RESET is active:

- All internal counters are set to "0".
- All address output lines are forced to the high-impedance state.
- HALF FULL and FULL outputs are forced low.
- WRITE, READ, and EMPTY outputs are forced high.

When \overline{CE} is **high**, the address output lines are forced to the high-impedance state, further **write** or **read** cycle requests are ignored, and all counters remain unchanged. If \overline{CE} switches from **low**-to-**high** during a **write** or **read** cycle, the cycle in progress is always completed before the disabled state is entered. For details of these operations, refer to the timing information shown later in this data sheet.

*Refer to Note on inside back cover

Table 1. Summary of Operation

INPUTS			INITIAL		RESULT	TING OUTPUTS			
RESET	ČĒ	SI	SO	CONDITIONS	WRITE	READ	Address Bus	COMMENTS	
L	х	Х	х		Н	H	Hi-Z	Reset all counters to 0.	
Н	Х	Н	Н		н	Н	Hi-Z	No action	
н	L	L	Н	FULL = L	L	Н	Write address from Ctr #1	Shift into FIFO stack (Write Cycle)	
Н	L	Ļ	Н	FULL ≈ H	Н	Η	Hi-Z	Stack full (write inhibited)	
н	L	н	L	EMPTY = L	Н	Ł	Read address from Ctr #2	Shift out of FIFO stack (Read Cycle)	
Н	L	Н	L	EMPTY = H	Н	Н	Hi-Z	Stack empty (read inhibited)	
н	L	L	ļ	Write cycle in progress	L	Н	Write address from Ctr #1	Continue write cycle (until SI goes high)	
н	L	. ↓	L	Read cycle in progress	Н	L	Read Address from Ctr #2	Continue read cycle (until SO goes high)	
Н	L	L	L	EMPTY = H	L	Н	Write address from Ctr #1	Shift in (read inhibited)	
н	L	L	L	FULL = H	н	L	Read address from Ctr #2	Shift out (write inhibited)	
н	L	1	н	Write cycle in progress	1	н	Goes to Hi-Z	Increment write address counter #1 and status counter #3	
н	L	н	1	Read cycle in progress	н	1	Goes to Hi-Z	Increment read address counter #2; decrement status counter #3	
н	L	1	L	Write cycle in progress ¹	1	↓	Changes to read address from Ctr #2	Increment write address counter #1 and status counter #3	
н	L	L	1	Read cycle in progress ²	l l	1	Changes to write address from Ctr #1	Increment read address counter #2; decrement status counter #3	
н	Н	1	Н		Н	Н	Hi-Z	Chip disabled	
н	Н	н	Į.		Н	н	Hi-Z	Chip disabled	
Н	1	L	х	FULL = L; write cycle begun1	L	н	Write address from Ctr #1	Continue write cycle (until SI goes high)	
н	1	х	L	EMPTY = L: read cycle begun ²	н	L	Read address from Ctr #2	Continue read cycle (until SO goes high)	
н	1	L	L	FULL = L; EMPTY = L	-		-	This set of conditions should be avoided	

NOTES

^{1.} Write cycle will occur if either \overline{SI} goes low before \overline{SO} goes low or EMPTY = H when \overline{SO} goes low.

^{2.} Read cycle will occur if either SO goes low before SI goes low or FULL = H when SI goes low.

8X60

ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT	
Vcc	Power supply voltage	+7	V _{DC}	
Ves	Supply voltage for internal circuits	+4	V _{DC}	
VIN	Input voltage	+5.5	V _{DC}	
Vo	Off-state output voltage	+5.5	VDC	
TSTG	Storage temperature range	-65 to +150	°C	

DC ELECTRICAL CHARACTERISTICS Conditions: Commercial — $V_{CC} = 5.0V \ (\pm 5\%)$, $V_{BB} = 1.5V \ (\pm 5\%)^1$, $0^{\circ}C \leqslant T_A \leqslant 70^{\circ}C$

	PARAMETER	TEST COMPITIONS				
FARAMETER		TEST CONDITIONS	Min	Typ ²	Max	TINU
V _{iH}	High level input voltage ³		2.0			V
V _{IL}	Low level input voltage				0.8	v
V _{OH}	High level output voltage: All outputs except FULL and EMPTY	V _{CC} = MIN; I _{OH} ≈ -2.6mA	2.7	3.5		٧
VOL	Low level output voltage: Address Bus, WRITE, READ	V _{CC} = MIN; I _{OL} = 16mA		0.38	0.5	٧
	HALF FULL, FULL, and EMPTY	V _{CC} = MIN; I _{OL} = 8mA		0.35	0.5	V
V _{CD}	Diode clamp voltage: All inputs except FULL and EMPTY	V _{CC} = MIN; I _{CD} = -18mA	-1.5	-0.8		٧
I _{IH}	High level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V		0.1	20	μΑ
	FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V; stack FULL or stack EMPTY ³		-470	-750	μΑ
I _{IL}	Low level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V		-0.17	-0.4	mA
	FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V; Stack FULL or Stack EMPTY		-1.12	-1.8	mA
Юн	High level output current: FULL, EMPTY	V _{CC} = MIN; V _{OH} = V _{CC} (min)		15	100	μΑ
lozh	High-Z output current (HIGH); address bus (Three-state)	V _{CC} = MAX; V _{OUT} = 2.4V		0.9	20	μΑ
l _{OZL}	High-Z output current (LOW); address bus (Three-state)	V _{CC} = MAX; V _{OUT} = 0.5V		-0.6	~20	μΑ
l _l	Input leakage current: All inputs except FULL and EMPTY	V _∞ = MAX; V _{IN} = 5.5V		0.03	0.1	mA
los	Short-circuit output current: address bus and HALF FULL	V _{CC} = MAX; V _{OH} = 0V	-15	-68	-100	mA
	WRITE, READ	V _{CC} = MAX; V _{OH} = 0V	-40	-73	-100	mA
,	Supply current from V _{CC}	V _{CC} = MAX; Address 0°C →		81	140	
lcc		Bus = High-Z 70°C →		81	110	mA
	Contract from M	0°C →		63	95	
188	Supply current from V _{BB}	V _{BB} = MAX 70°C →		63	85	mA

NOTES

7-130

^{1.} V_{BB} can be obtained from a regulated 1.5V supply; alternately, proper supply current (I_{BB}) can be obtained by connecting a 56 Ω (\pm 5%, 0.5W) resistor in series with V_{CC} as shown later in the APPLICATIONS diagram.

^{2.} Typical limits are: V_{CC} = 5.0V; T_A = 25°C.

^{3.} Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage.

06X8

AC ELECTRICAL CHARACTERISTICS Conditions: Commercial — V_{CC} = 5.0V (±5%), V_{BB} = 1.5V (±5%), 0°C ≤ T_A ≤ 70°C


PARAMETERS	REFERENCES		TECT COMPLETIONS	LIMITS			UNIT
PANAME I ENG	From To		TEST CONDITIONS	Min	Тур	Max	UNIT
Pulse widths:	<u>়</u> † হ্য	↓ S ī	Stack approaching FULL ¹	25	13		
	↑ S O	1 50	Stack approaching FOLL Stack approaching EMPTY ¹	30	16		ns
<u> </u>	1 50	+ 30	Stack approaching EMPTT	30	16		ns
Write cycle timing: T _{LA} Address stable delay	↓sī	An	FULL = Low; SO = High		40	55	ns
T _{AW} Address lead time	An	↓ WRITE		3_			กร
T _{LAW} WRITE output active delay	↓sı	↓ WRITE	FULL = Low; SO = High	35	51	65	ns
T _{LW} WRITE output inactive delay	↑डा	1 WRITE			3	10	ns
T _{WA} Address lag time	↑ WRITE	An		20	34		ns
T _{LT} Address output disable	े हा	An (Hi-Z)			37	60	ns
T _{LF} FULL status active delay	↓sī	1 FULL	Stack approaching FULL; SO = High	· · · ·	39	65	ns
T _{LE} EMPTY status inactive delay	↓ ডা	↓ EMPTY	Stack = EMPTY		40	65	ns
T _{HFH} HALF-FULL status active delay	ी डा	↑ HALF FULL	Stack approaching HALF-FULL		30	45	ns
T _{DW} WRITE output active after read	1 S O	↓ WRITE	Both SI & READ = Low		74	95	ns
Read cycle timing: T _{DA} Address stable delay	↓ <u>50</u>	An	EMPTY = Low; SI = High		40	55	ns
T _{AB} Address lead time	An	↓READ		-1			ns
T _{DAR} READ output active delay	↓ SO	↓ READ	EMPTY = Low; SI = High	30	48	65	ns
T _{DR} READ output inactive delay	↑ 50	↑ READ			5	10	ns
T _{RA} Address lag time	1 READ	An		20	32		ns
T _{DT} Address output disable	↑ 50	An (Hi-Z)		i —	37	60	ns
T _{DE} EMPTY status active delay	↓ SO	1 EMPTY	Stack approaching EMPTY; \$1 = High		38	50	ns
T _{DF} FULL status inactive delay	↓ S O	↓ FULL	Stack = FULL	 	38	50	ns
T _{HFL} HALF-FULL status inactive delay	া হত	↓ HALF FULL	Stack exactly HALF-FULL		54	75	ns
T _{LR} READ output active after write	1 SI	↓ READ	Both SO & WRITE = Low		70	90	ns
Chip enable timing (write): THEW Chip enable hold time ²	↓ ङा	↑ CE	FUŁL = Low; SO ≈ High	10	1		ns
T _{SEW} Chip disable set-up time ³	↑ CE	↓ S I	FULL = Low; SO = High	10	1		ns
T _{PEW} Chip enable delay time	↓ CE	↓ WRITE	FULL = Low; SI = Low; SO = High		69	95	ns
Chip enable timing (read): THER Chip enable hold time ²	↓ sō	1 CE	EMPTY = Low; SI = High	10	1		ns
T _{SER} Chip disable set-up time ³	1 CE	↓ SO	EMPTY = Low; SI = High	10	1		ns
T _{PER} Chip enable delay time	↓ CE	↓ READ	EMPTY = Low; SO = Low; SI = High		64	95	ns
Reset timing: TRB RESET recovery	↑ RESET	↓ WRITE	SI = Low		57	75	ns
T _{RL} RESET pulse width (low)	↓ RESET	1 RESET		25	8		ns
Full/empty override timing: Tew Override Recovery for FULL	↓ FULL	↓ WRITE	Stack = Full; \overline{SI} = Low; \overline{SO} = High		70	95	ns
T _{ER} Override Recovery for EMPTY	↓ EMPTY	↓ READ	Stack = EMPTY; SO = Low; SI = High	<u> </u>	65	90	ns
IOTES:	I	1		Ь			

- Such that write/read request is inhibited after stack becomes full/empty.
 The earliest rising edge of CE such that the WRITE or READ output always occurs.


^{3.} The latest rising edge of CE such that the WRITE or READ output never occurs.

8X60

TEST LOADING CIRCUITS




AC TEST WAVEFORMS



8X60


TIMING DIAGRAMS



^{*}The rising edge of CE should not occur within 10-nanoseconds before or after a falling edge of SI or SO.

8X60

TIMING DIAGRAMS (Continued)



APPLICATIONS

