

8X60 FIFO RAM Controller (FRC)

Product Specification

Logic Products

FEATURES

- 12-Bit FIFO Address Generator
- Data Rate Exceeding 8MHz
- Asynchronous Read/Write Operations
- Three-State Address Outputs
- User-Defined Word Width
- Specifically Designed for Use with High-Speed Bipolar RAMs (Adaptable for Use with MOS RAMs)
- TTL Input and Output
- 16mA Address-Drive Capability

USE AND APPLICATION

- Interface Between Independently-Clocked Systems
- Buffer Memories for Disk and/or Tape
- Data Communication Concentrators
- CPU/Terminal Buffering
- DMA Applications
- CRT Terminals

PRODUCT DESCRIPTION

The Signetics 8 X 60 FIFO RAM Controller (FRC) is an address and status generator designed to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs — see **Applications** on the last page of this data sheet. The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected — refer to the memory length table on the next page. Built-in arbitration logic handles read/write operations on a first-come/first-served basis.

ORDERING CODE

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N8X60N
Hermetic Cerdip	N8X60F

As shown in Figure 1, the FRC consists of:


- A 12-Bit Write Address Generation Counter (Counter #1) and a 12-Bit Read Address Generation Counter (Counter #2).
- A 12-Bit Up/Down Status Counter (Counter #3).
- Twelve Three-State Address Drivers.
- Control Logic.

The two address counters, #1 and #2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the three-state address drivers. Counter #3 generates **full**, **empty**, and **half full** status.

FUNCTIONAL OPERATION

The FRC operates in either of two basic modes — **write** into the FIFO buffer memory or **read** from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chip-enable control are shown in the Timing Diagrams.

PIN CONFIGURATION



PIN NO.	IDENTIFIER	FUNCTION
1	V _{BB}	Supply voltage for internal circuits.
2, 14, 21	GND	Circuit ground.
3	SI	Shift-In request for write cycle; active-low input.
4	SO	Shift-Out request for read cycle; active-low input.
5	RESET	Active-low master reset input.
6	CE	Active-low chip enable input.
7	WRITE	Write cycle address valid; active-low output.
8	READ	Read cycle address valid; active-low output.
9	FULL	Memory full status output; also, override input capability. Active when high .
10	HALF FULL	Memory half-full status output; active-high.
11	EMPTY	Memory empty status output; also, override input capability. Active when high .
12	LS1	Least significant bit (LSB) of the memory length select input.
13	LS2	Most significant bit (MSB) of the memory length select input.
15-20 22-27	A ₁₁ - A ₀	Three-state address outputs: A ₀ = LSB.
28	V _{CC}	Supply voltage.

FIFO RAM Controller (FRC)

8X60




Figure 1. Functional Block Diagram of FIFO RAM Controller

FIFO BUFFER MEMORY —
WRITE CYCLE

To perform a write operation, $\overline{S0}$ must be **high** and $\overline{S1}$ must be **low**. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter #1 (Figure 1) is output to the address bus via the multiplexer and \overline{WRITE} output goes **low**. (Note. Normally, the \overline{WRITE} output goes **low** after the address output becomes state — refer to **WRITE Cycle Timing Diagram**. The \overline{WRITE} output may then act as a **write** or **chip enable** for the RAMs that are used to implement the memory.

When the **write** cycle is ended ($\overline{S1}$ is forced high), the \overline{WRITE} output goes **high**, the address output buffers return to a high-impedance state. Counter #1 (Write Address Generation) and Counter #3 (Status) are both incremented, and Counter #2 (Read Address Generation) remains unchanged.

FIFO BUFFER MEMORY — READ
CYCLE

To perform a read operation, $\overline{S1}$ must be **high** and $\overline{S0}$ must be **low**. When these conditions exist and other control parameters (Table 1) are satisfied, the read address contained in Counter #2 (Figure 1) is output to the address bus and the \overline{READ} output goes **low**.

When the **read** cycle is ended ($\overline{S0}$ is forced high) the \overline{READ} output goes **high**, the output buffers return to a high-impedance state. Counter #2 (Read Address Generation) is incremented, Counter #3 (Status) is decremented, and Counter #1 (Write Address Generation) remains unchanged.

MEMORY LENGTH

LS1	LS2	HALF LENGTH	FULL LENGTH
L	L	2048	4096
H	L	32	64
L	H	512	1024
H	H	128	256

CONTROL LOGIC

To prevent the possibility of operational conflicts, $\overline{S1}$ and $\overline{S0}$ are treated on a first-come/first-served basis; these two input signals are controlled by internal arbitration logic — refer to the applicable **Timing Diagrams** and **AC Characteristics** for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current-cycle is complete (provided other control parameters are satisfied).

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select ($\overline{LS1}$, $\overline{LS2}$) inputs. When less than the maximum length is selected, the unused high-order bits of the address outputs are held in the high-impedance state.

Generation of the status output signals (HALF FULL, FULL and EMPTY) is a function of the Length Select ($\overline{LS1}$, $\overline{LS2}$) inputs and the current state of Status Counter #3. In general, the status outputs reflect the conditions that follow:

- **HALF FULL** — this status output signals goes **high** on the positive-going edge of $\overline{S1}$ if the MSB of the selected length of Counter #3 becomes a "1". The HALF FULL signal will go from **high-to-low** on the positive-going edge of $\overline{S0}$ when,

after the **read** cycle, the selected length of Counter #3 changes from "100 ... 00" to "011 ... 11". For example, if the selected memory length is 256 words (FULL = 256), then HALF FULL = 128 words; hence, on the positive-going edge of $\overline{S0}$ when Counter #3 reaches a count of 127, the HALF FULL output will go from **high-to-low**.

- **FULL** — this signal serves both as a status output and as an override input. The FULL signal goes **high** on the negative-going edge of $\overline{S1}$ if all bits of Counter #3 for selected length are equal to "1". The FULL output goes from **high-to-low** on the negative-going edge of $\overline{S0}$.
- **EMPTY** — this signal also serves as a status output and as an override input. On the negative-going edge of $\overline{S0}$, the EMPTY output is driven **high** if Status Counter #3 contains a value of "1"; on the positive-going edge of $\overline{S0}$, the counter is decremented to "0". The EMPTY output goes from **high-to-low** on the negative-going edge of $\overline{S1}$.

Once the FULL signal is **high**, further Write Cycle Requests ($\overline{S1}$ = low) are ignored; similarly, once the EMPTY signal is **high**, further Read Cycle requests ($\overline{S0}$ = low) are ignored. However, to accommodate diversified applications, the FULL and EMPTY outputs are

FIFO RAM Controller (FRC)

8X60

open-collector with on-chip 4.7K passive pull-up resistors. If either the FULL or EMPTY pins are forced **low** via external control, the corresponding **write** or **read** cycle may resume (provided the external FULL or EMPTY input is held **low** until the corresponding **WRITE** or **READ** output goes **low**) and the address/status counters will continue normal operation* — refer to Table 1.

The user must force the **RESET** input **low** to initialize the chip. (**Note**. If the **RESET** signal is driven **low** during a **write** or **read** cycle, the

address output may have a short period of uncertainty before assuming a high-impedance state.) The following actions occur when **RESET** is active:

- All internal counters are set to "0".
- All address output lines are forced to the high-impedance state.
- HALF FULL and FULL outputs are forced **low**.
- **WRITE**, **READ**, and **EMPTY** outputs are forced high.

When **CE** is **high**, the address output lines are forced to the high-impedance state, further **write** or **read** cycle requests are ignored, and all counters remain unchanged. If **CE** switches from **low-to-high** during a **write** or **read** cycle, the cycle in progress is always completed before the disabled state is entered. For details of these operations, refer to the timing information shown later in this data sheet.

*Refer to **Note** on inside back cover

Table 1. Summary of Operation

INPUTS				INITIAL CONDITIONS	RESULTING OUTPUTS			COMMENTS
RESET	CE	SI	SO		WRITE	READ	Address Bus	
L	X	X	X		H	H	Hi-Z	Reset all counters to 0.
H	X	H	H		H	H	Hi-Z	No action
H	L	L	H	FULL = L	L	H	Write address from Ctr #1	Shift into FIFO stack (Write Cycle)
H	L	L	H	FULL = H	H	H	Hi-Z	Stack full (write inhibited)
H	L	H	L	EMPTY = L	H	L	Read address from Ctr #2	Shift out of FIFO stack (Read Cycle)
H	L	H	L	EMPTY = H	H	H	Hi-Z	Stack empty (read inhibited)
H	L	L	↓	Write cycle in progress	L	H	Write address from Ctr #1	Continue write cycle (until SI goes high)
H	L	↓	L	Read cycle in progress	H	L	Read Address from Ctr #2	Continue read cycle (until SO goes high)
H	L	L	L	EMPTY = H	L	H	Write address from Ctr #1	Shift in (read inhibited)
H	L	L	L	FULL = H	H	L	Read address from Ctr #2	Shift out (write inhibited)
H	L	↑	H	Write cycle in progress	↑	H	Goes to Hi-Z	Increment write address counter #1 and status counter #3
H	L	H	↑	Read cycle in progress	H	↑	Goes to Hi-Z	Increment read address counter #2; decrement status counter #3
H	L	↑	L	Write cycle in progress ¹	↑	↓	Changes to read address from Ctr #2	Increment write address counter #1 and status counter #3
H	L	L	↑	Read cycle in progress ²	↓	↑	Changes to write address from Ctr #1	Increment read address counter #2; decrement status counter #3
H	H	↓	H		H	H	Hi-Z	Chip disabled
H	H	H	↓		H	H	Hi-Z	Chip disabled
H	↑	L	X	FULL = L; write cycle begun ¹	L	H	Write address from Ctr #1	Continue write cycle (until SI goes high)
H	↑	X	L	EMPTY = L; read cycle begun ²	H	L	Read address from Ctr #2	Continue read cycle (until SO goes high)
H	↓	L	L	FULL = L; EMPTY = L	—	—	—	This set of conditions should be avoided

NOTES:

1. Write cycle will occur if either **SI** goes **low** before **SO** goes **low** or **EMPTY** = H when **SO** goes **low**.
2. Read cycle will occur if either **SO** goes **low** before **SI** goes **low** or **FULL** = H when **SI** goes **low**.

FIFO RAM Controller (FRC)

8X60

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Power supply voltage	+7	V _{DC}
V _{BB} Supply voltage for internal circuits	+4	V _{DC}
V _{IN} Input voltage	+5.5	V _{DC}
V _O Off-state output voltage	+5.5	V _{DC}
T _{STG} Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS Conditions: Commercial — V_{CC} = 5.0V (±5%), V_{BB} = 1.5V (±5%)¹, 0°C ≤ T_A ≤ 70°C

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ ²	Max	
V _{IH} High level input voltage ³		2.0			V
V _{IL} Low level input voltage				0.8	V
V _{OH} High level output voltage: All outputs except FULL and EMPTY	V _{CC} = MIN; I _{OH} = -2.6mA	2.7	3.5		V
V _{OL} Low level output voltage: Address Bus, WRITE, READ	V _{CC} = MIN; I _{OL} = 16mA		0.38	0.5	V
	HALF FULL, FULL, and EMPTY		0.35	0.5	V
V _{CD} Diode clamp voltage: All inputs except FULL and EMPTY	V _{CC} = MIN; I _{CD} = -18mA	-1.5	-0.8		V
I _{IH} High level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V		0.1	20	μA
	FULL and EMPTY		-470	-750	μA
I _{IL} Low level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V		-0.17	-0.4	mA
	FULL and EMPTY		-1.12	-1.8	mA
I _{OH} High level output current: FULL, EMPTY	V _{CC} = MIN; V _{OH} = V _{CC} (min)		15	100	μA
I _{ozH} High-Z output current (HIGH); address bus (Three-state)	V _{CC} = MAX; V _{OUT} = 2.4V		0.9	20	μA
I _{ozL} High-Z output current (LOW); address bus (Three-state)	V _{CC} = MAX; V _{OUT} = 0.5V		-0.6	-20	μA
I _I Input leakage current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IN} = 5.5V		0.03	0.1	mA
I _{OS} Short-circuit output current: address bus and HALF FULL	V _{CC} = MAX; V _{OH} = 0V	-15	-68	-100	mA
	WRITE, READ	-40	-73	-100	mA
I _{CC} Supply current from V _{CC}	V _{CC} = MAX; Address 0°C → Bus = High-Z 70°C →		81 81	140 110	mA
I _{BB} Supply current from V _{BB}	V _{BB} = MAX 0°C → 70°C →		63 63	95 85	mA

NOTES:

1. V_{BB} can be obtained from a regulated 1.5V supply; alternately, proper supply current (I_{BB}) can be obtained by connecting a 56Ω (± 5%, 0.5W) resistor in series with V_{CC} as shown later in the APPLICATIONS diagram.

2. Typical limits are: V_{CC} = 5.0V; T_A = 25°C.

3. Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage.

FIFO RAM Controller (FRC)

8X60

AC ELECTRICAL CHARACTERISTICS Conditions: Commercial — $V_{CC} = 5.0V (\pm 5\%)$, $V_{BB} = 1.5V (\pm 5\%)$, $0^\circ C \leq T_A \leq 70^\circ C$

PARAMETERS	REFERENCES		TEST CONDITIONS	LIMITS			UNIT
	From	To		Min	Typ	Max	
Pulse widths:							
T_{LH} \overline{SI} high	$\uparrow \overline{SI}$	$\downarrow \overline{SI}$	Stack approaching FULL ¹	25	13		ns
T_{DH} \overline{SO} high	$\uparrow \overline{SO}$	$\downarrow \overline{SO}$	Stack approaching EMPTY ¹	30	16		ns
Write cycle timing:							
T_{LA} Address stable delay	$\downarrow \overline{SI}$	An	FULL = Low; \overline{SO} = High		40	55	ns
T_{AW} Address lead time	An	\downarrow WRITE		3			ns
T_{LAW} WRITE output active delay	$\downarrow \overline{SI}$	\downarrow WRITE	FULL = Low; \overline{SO} = High	35	51	65	ns
T_{LW} WRITE output inactive delay	$\uparrow \overline{SI}$	\uparrow WRITE			3	10	ns
T_{WA} Address lag time	\uparrow WRITE	An		20	34		ns
T_{LT} Address output disable	$\uparrow \overline{SI}$	An (Hi-Z)			37	60	ns
T_{LF} FULL status active delay	$\downarrow \overline{SI}$	\uparrow FULL	Stack approaching FULL; \overline{SO} = High		39	65	ns
T_{LE} EMPTY status inactive delay	$\downarrow \overline{SI}$	\downarrow EMPTY	Stack = EMPTY		40	65	ns
T_{HFH} HALF-FULL status active delay	$\uparrow \overline{SI}$	\uparrow HALF FULL	Stack approaching HALF-FULL		30	45	ns
T_{DW} WRITE output active after read	$\uparrow \overline{SO}$	\downarrow WRITE	Both \overline{SI} & READ = Low		74	95	ns
Read cycle timing:							
T_{DA} Address stable delay	$\downarrow \overline{SO}$	An	EMPTY = Low; \overline{SI} = High		40	55	ns
T_{AR} Address lead time	An	\downarrow READ		-1			ns
T_{DAR} READ output active delay	$\downarrow \overline{SO}$	\downarrow READ	EMPTY = Low; \overline{SI} = High	30	48	65	ns
T_{DR} READ output inactive delay	$\uparrow \overline{SO}$	\uparrow READ			5	10	ns
T_{RA} Address lag time	\uparrow READ	An		20	32		ns
T_{DT} Address output disable	$\uparrow \overline{SO}$	An (Hi-Z)			37	60	ns
T_{DE} EMPTY status active delay	$\downarrow \overline{SO}$	\uparrow EMPTY	Stack approaching EMPTY; \overline{SI} = High		38	50	ns
T_{DF} FULL status inactive delay	$\downarrow \overline{SO}$	\downarrow FULL	Stack = FULL		38	50	ns
T_{HFL} HALF-FULL status inactive delay	$\uparrow \overline{SO}$	\downarrow HALF FULL	Stack exactly HALF-FULL		54	75	ns
T_{LR} READ output active after write	$\uparrow \overline{SI}$	\downarrow READ	Both \overline{SO} & WRITE = Low		70	90	ns
Chip enable timing (write):							
T_{HEW} Chip enable hold time ²	$\downarrow \overline{SI}$	$\uparrow \overline{CE}$	FULL = Low; \overline{SO} = High	10	1		ns
T_{SEW} Chip disable set-up time ³	$\uparrow \overline{CE}$	$\downarrow \overline{SI}$	FULL = Low; \overline{SO} = High	10	1		ns
T_{PEW} Chip enable delay time	$\downarrow \overline{CE}$	\downarrow WRITE	FULL = Low; \overline{SI} = Low; \overline{SO} = High		69	95	ns
Chip enable timing (read):							
T_{HER} Chip enable hold time ²	$\downarrow \overline{SO}$	$\uparrow \overline{CE}$	EMPTY = Low; \overline{SI} = High	10	1		ns
T_{SER} Chip disable set-up time ³	$\uparrow \overline{CE}$	$\downarrow \overline{SO}$	EMPTY = Low; \overline{SI} = High	10	1		ns
T_{PER} Chip enable delay time	$\downarrow \overline{CE}$	\downarrow READ	EMPTY = Low; \overline{SO} = Low; \overline{SI} = High		64	95	ns
Reset timing:							
T_{RR} RESET recovery	\uparrow RESET	\downarrow WRITE	\overline{SI} = Low		57	75	ns
T_{RL} RESET pulse width (low)	\downarrow RESET	\uparrow RESET		25	8		ns
Full/empty override timing:							
T_{FW} Override Recovery for FULL	\downarrow FULL	\downarrow WRITE	Stack = Full; \overline{SI} = Low; \overline{SO} = High		70	95	ns
T_{ER} Override Recovery for EMPTY	\downarrow EMPTY	\downarrow READ	Stack = EMPTY; \overline{SO} = Low; \overline{SI} = High		65	90	ns

NOTES:


- Such that write/read request is inhibited after stack becomes full/empty.
- The earliest rising edge of \overline{CE} such that the WRITE or READ output always occurs.
- The latest rising edge of \overline{CE} such that the WRITE or READ output never occurs.

FIFO RAM Controller (FRC)


8X60

TEST LOADING CIRCUITS


APPLICABLE PINS: WRITE (7),
READ (8), HALF FULL (10)



APPLICABLE PINS: FULL (8)
AND EMPTY (11)



APPLICABLE PINS:
A_n (15 - 20, 22 - 27)




OUTPUT STATE		SWITCH POSITION	
FROM	TO	S1	S2
Low	High	Closed	Closed
High	Low	Closed	Closed
High	Hi-Z	Closed	Closed
Low	Hi-Z	Closed	Closed
Hi-Z	High	Open	Closed
Hi-Z	Low	Closed	Open

NOTES:

1. In all cases C_L includes probe and jig capacitance.
2. All diodes are 1N916, 1N3064, or equivalent.
3. For READ and WRITE outputs, $R_L = 280$ ohms; for HALF FULL output, $R_L = 2K$ ohms.


AC TEST WAVEFORMS



Propagation Delay
(Typical Example)

NOTE:

Pulse widths and Set-up/Hold times are measured using the same reference points as above waveform.



For all waveforms, $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.


3-State Enable Time to LOW Level
and Disable Time From LOW Level

3-State Enable Time to HIGH Level
and Disable Time From HIGH Level

FIFO RAM Controller (FRC)

8X60

TIMING DIAGRAMS




*The rising edge of \overline{CE} should not occur within 10-nanoseconds before or after a falling edge of \overline{SI} or \overline{SO} .


FIFO RAM Controller (FRC)

8X60


TIMING DIAGRAMS (Continued)



APPLICATIONS



Implementation Of A FIFO Buffer Using The 8X60 And High Speed RAM



Using 8X60 With High-Density MOS RAMs