# EE216 Re-configurable Computing Homework4 Report

Zhaojun Ni, 2022231102

November 17, 2023

#### 1 Optimizing Method

The entire algorithm can be divided into two stages. The first is the shift register, and the second is the multiplication and accumulation module. I first separated them and represented them with **SHIFT** and **MAC**, respectively. Due to the fact that the loop where the **MAC** part is located needs to be executed 16 times, I used unroll factor=16 to make these loops execute in parallel. At the same time, the entire loop was executed using a pipeline with an interval set to 1, which optimized the number of latency cycles and interval cycles to 1. The FF and LUT resources used were 577 and 666, respectively, reducing 35.8% and 15.4% compared to the optimization examples in the tutorial.

#### 2 C-Simulation Result

Figure 1: C-Simulation Result with 0 errors.

# 3 Synthesis Reports




Figure 2: Synthesis Summary Report: 577 FFs and 666 LUTs.



Figure 3: Synthesis Details Report: 1 Latency cycle and 1 Interval cycle.

### 4 Co-Simulation Result




Figure 4: Co-Simulation Report: PASS.

## 5 Waveform Screenshot



Figure 5: The output is generated 1 cycle behind the input signal.