

EE216 Re-configurable Computing Homework2 Report

Zhaojun Ni, 2022231102

November 6, 2023

1 Screenshots




Figure 1: Simulation Result

```
(pynq-venv) root@pynq:~/nizhj# python fir.py
Downloading bitstream...
buffers allocated ok
din set ok
dma send din data ok
dma send dout data ok
rstn send ok
waiting for sendchannel...
waiting for rcvchannel...
output data:
1 -2 3 -4 5 -6 7 -8 -8 7 -6 5 -4 3 -2 1 0 0 0 0
```

Figure 2: Board Test Result

2 Questions

Answer1: The 1st cycle is used to load data from the shifting register and complete the multiplication and addition. For example, $h_0 * (data[0] + data[15])$. After that we should get 8 addition results. Then three cycles are used to complement the adder in pipe-line. The 2nd cycle accumulates eight numbers into four. The 3rd cycle accumulates four numbers into two. The 4th cycle adds two numbers into one. The 5th cycle send the adder output to the *M_AXIS_TDATA*.

Answer2: The minimum data width should consider data overflow in each stages. The data input is 8 bits. Firstly in the MAC operation, two 8-bit numbers may generate a 9-bit number. Then a 9-bit number multiply a 5-bit signed number and get a 14-bit number. In the first stage of pipe-lined adder, two 14-bit numbers are added into a 15-bit number. In the second stage of pipe-lined adder, two 15-bit numbers are added into a 16-bit number. In the last stage of pipe-lined adder, two 16-bit numbers are added into a 17-bit number. So the minimum data width of the output is 17.