# 电子技术基础实验第八周实验报告

王磊 2022012972

2023年11月19日

### $1 \quad task1_2\&task1_3$

由于task1\_2是task1\_3的子模块,因此不单独介绍task1\_2。task1\_2要求的移位显示可以通过下类代码实现;

```
first_num <= {first_num[7:0],input_temp[3:0]};</pre>
```

#### 1.1 模块设计

数码管显示模块、分频模块与week6一致,不再赘述。

#### 1.1.1 矩阵按键模块

#### 1.1.1.1 代码实现

```
always @(posedge clk or posedge rst) begin

if(rst) begin

state <= 2'b00;

hl <= 4'b1111;

end

else begin

case (state)

2'b00: begin

hl <= 4'b1110;

state <= 2'b01;

end
```

```
2'b01: begin
12
                                     hl <= 4'b1101;
                    state <= 2'b10;
                end
                2'b10: begin
                                     hl <= 4'b1011;
17
                    state <= 2'b11;
18
                end
                2'b11: begin
20
                                     hl <= 4'b0111;
21
                    state <= 2'b00;
22
23
                default: begin
24
                                     hl <= 4'b1111;
                    state <= 2'b00;
26
                end
27
            endcase
28
       end
29
   end
30
   assign hl_vl = {hl,vl};
```

在这个模块中,通过控制hl的输出使能矩阵键盘的不同列,实现了矩阵键盘的扫描,并将结果输出到hl\_vl中。

#### 1.1.1.2 仿真结果



图 1: 矩阵键盘仿真结果

#### 1.1.2 按键处理模块

#### 1.1.2.1 代码实现

```
//process the origin input to a simple one
```

```
reg [2:0] input_type;
   parameter NUMBER = 3'b001;
   parameter OPERATOR = 3'b010;
   parameter EQUAL = 3'b100;
   reg [4:0] input_temp;
   always @ (posedge clk,posedge rst) begin
             if (rst) begin
                      input_type <= 3'b000;</pre>
                      input_temp <= 5'b00000;</pre>
             end
13
             else begin
14
                      case (hl_vl)
                                8'b0111_0111: begin
                                         //for =
                                         input_type <= EQUAL;</pre>
1.8
                                         input_temp <= 5'b00000;</pre>
19
                                end
20
                                8'b1011_0111: begin
21
                                         //for and
22
                                         input_type <= OPERATOR;</pre>
23
                                         input_temp <= AND_OPERATOR;</pre>
                                end
25
                                8'b1101_0111: begin
26
                                         //for 0
27
                                         input_type <= NUMBER;</pre>
28
                                         input_temp <= 5'b00000;</pre>
29
                                end
30
                                8'b1110_0111: begin
31
                                         //for or
                                         input_type <= OPERATOR;</pre>
33
                                         input_temp <= OR_OPERATOR;</pre>
34
                                end
35
                                8'b0111_1011: begin
36
                                         //for +
                                         input_type <= OPERATOR;</pre>
38
                                         input_temp <= ADD_OPERATOR;</pre>
39
                                end
40
                                8'b1011_1011: begin
41
```

```
//for 3
                                           input_type <= NUMBER;</pre>
                                           input_temp <= 5'b00011;</pre>
                                 end
45
                                 8'b1101_1011: begin
46
                                           //for 2
47
                                           input_type <= NUMBER;</pre>
                                           input_temp <= 5'b00010;</pre>
                                 end
50
                                 8'b1110_1011: begin
                                           //for 1
                                           input_type <= NUMBER;</pre>
                                           input_temp <= 5'b00001;</pre>
54
                                 end
                                 8'b0111_1101: begin
                                           //for -
57
                                           input_type <= OPERATOR;</pre>
58
                                           input_temp <= SUB_OPERATOR;</pre>
59
                                 end
60
                                 8'b1011_1101: begin
                                           //for 6
                                           input_type <= NUMBER;</pre>
63
                                           input_temp <= 5'b00110;</pre>
64
                                 end
65
                                 8'b1101_1101: begin
                                           //for 5
                                           input_type <= NUMBER;</pre>
                                           input_temp <= 5'b00101;</pre>
69
                                 end
70
                                 8'b1110_1101: begin
71
                                           //for 4
                                           input_type <= NUMBER;</pre>
                                           input_temp <= 5'b00100;</pre>
                                 end
75
                                 8'b0111_1110: begin
76
                                           //for compare
                                           input_type <= OPERATOR;</pre>
78
                                           input_temp <= COMPARE_OPERATOR;</pre>
79
                                 end
80
                                 8'b1011_1110: begin
81
```

```
//for 9
82
                                              input_type <= NUMBER;</pre>
83
                                              input_temp <= 5'b01001;</pre>
                                   end
85
                                   8'b1101_1110: begin
86
                                              //for 8
87
                                              input_type <= NUMBER;</pre>
88
                                              input_temp <= 5'b01000;</pre>
89
                                   end
90
                                   8'b1110_1110: begin
91
                                              //for 7
92
                                              input_type <= NUMBER;</pre>
93
                                              input_temp <= 5'b00111;</pre>
94
                                   end
                                   default: begin
96
                                              input_type <= 3'b000;</pre>
97
                                              input_temp <= 5'b00000;</pre>
98
                                   end
99
                         endcase
100
101
               end
    end
102
```

在这个模块中,根据hl\_vl的输入,将其转换为对应的操作数或操作符,并将其输出到input\_type和input\_temp中。

#### 1.1.2.2 仿真结果



图 2: 按键处理模块仿真结果

#### 1.1.3 状态机模块

为了实现计算器的功能,我实现了一个简单的mearly状态机,其状态转移图如下:



图 3: 状态机状态转移图

其中,FIRST为显示第一个操作数,SECOND为显示第二个操作数,RESULT为显示计算结果。

#### 1.1.3.1 代码实现

```
//try to use mealy machine to solve the problem
   reg [2:0] FSM_state;
   parameter FIRST = 3'b001;
   parameter SECOND = 3'b010;
   parameter RESULT = 3'b100;
   reg [4:0] operator;
   parameter OR_OPERATOR = 5'b00001;
   parameter AND_OPERATOR = 5'b00010;
   parameter ADD_OPERATOR = 5'b00100;
   parameter SUB_OPERATOR = 5'b01000;
   parameter COMPARE_OPERATOR = 5'b10000;
   //the first part of the FSM, trying to get state according to input
   reg [11:0] first_num;
14
   reg [11:0] second_num;
   reg [15:0] result;
16
   always @(posedge clk, posedge rst) begin
           if(rst) begin
18
                    FSM_state <= FIRST;</pre>
19
                    operator <= 5'b00000;
20
                    first_num <= 12'b0000_0000_0000;
21
                    second_num <= 12'b0000_0000_0000;
22
           end
23
           else begin
24
                    case(FSM_state)
25
```

```
FIRST: begin
26
                                          if(input_type == NUMBER) begin
                                                   first_num <= {first_num[7:0],input_temp</pre>
28
                                                        [3:0]};
                                                   FSM_state <= FIRST;</pre>
29
                                          end
30
                                          else if(input_type == OPERATOR) begin
31
                                                   operator <= input_temp;</pre>
                                                   FSM_state <= SECOND;</pre>
33
                                          end
34
                                          else begin
35
                                                   FSM_state <= FIRST;</pre>
36
                                          end
37
                                end
38
                                SECOND: begin
39
                                          if(input_type == NUMBER) begin
40
                                                    second_num <= {second_num[7:0],input_temp</pre>
41
                                                        [3:0]};
                                                   FSM_state <= SECOND;</pre>
42
                                          end
                                          else if(input_type == EQUAL) begin
                                                   FSM_state <= RESULT;</pre>
45
                                          end
46
                                          else begin
47
                                                   FSM_state <= SECOND;</pre>
48
                                          end
                                end
                                RESULT: begin
51
                                          case(operator)
                                                   OR_OPERATOR: begin
53
                                                             result <= first_num | second_num;</pre>
                                                             FSM_state <= RESULT;</pre>
55
                                                    end
56
                                                   AND_OPERATOR: begin
57
                                                             result <= first_num & second_num;</pre>
58
                                                             FSM_state <= RESULT;</pre>
59
                                                    end
60
                                                    ADD_OPERATOR: begin
61
                                                             result[3:0] <= (first_num[3:0] +
62
                                                                 second_num[3:0])%10;
```

```
result[7:4] \leftarrow (first_num[7:4] +
63
                                                         second_num[7:4] + (first_num
                                                         [3:0] + second_num[3:0])/10)
                                                         %10;
                                                     result[11:8] <= (first_num[11:8] +
64
                                                          second_num[11:8] + (first_num
                                                          [7:4] + second_num[7:4] + (
                                                         first_num[3:0] + second_num
                                                          [3:0])/10)/10)%10;
                                                     result[15:12] <= (first_num[11:8]
65
                                                         + second_num[11:8] + (first_num
                                                          [7:4] + second_num[7:4] + (
                                                         first_num[3:0] + second_num
                                                          [3:0])/10)/10)/10;
                                                     FSM_state <= RESULT;</pre>
                                             end
67
                                             SUB_OPERATOR: begin
68
                                                     result[3:0] <= (first_num[3:0] -
69
                                                         second_num[3:0])%10;
                                                     result[7:4] <= (first_num[7:4] -
70
                                                         second_num[7:4] + (first_num
                                                         [3:0] - second_num[3:0])/10)
                                                         %10;
                                                      result[11:8] <= (first_num[11:8] -
                                                          second_num[11:8] + (first_num
                                                          [7:4] - second_num[7:4] + (
                                                         first_num[3:0] - second_num
                                                          [3:0])/10)/10)%10;
                                                     result[15:12] <= (first_num[11:8]
                                                         - second_num[11:8] + (first_num
                                                          [7:4] - second_num[7:4] + (
                                                         first_num[3:0] - second_num
                                                          [3:0])/10)/10)/10;
                                                     FSM_state <= RESULT;</pre>
                                             end
                                             COMPARE_OPERATOR: begin
                                                      if(first_num > second_num) begin
76
                                                              result <= 12'b1;
                                                      end
                                                      else begin
```

```
result <= 12'b0;
80
                                                                 end
81
                                                                 FSM_state <= RESULT;</pre>
                                                       end
83
                                                       default: begin
84
                                                                 result <= 12'b0;
85
                                                                 FSM_state <= RESULT;</pre>
86
                                                       end
87
                                             endcase
88
                                  end
89
                                  default: begin
90
                                             FSM_state <= FIRST;</pre>
91
                                  end
92
              endcase
93
              end
94
   end
95
```

以上为mearly状态机的第一部分,作用为根据输入切换状态,同时计算结果。

```
//the second part of the FSM, trying to show the result according to the state
   always @(posedge clk, posedge rst) begin
            if(rst) begin
                    data <= 16'b0000_0000_0000_0000;
            end
            else begin
                     case(FSM_state)
                             FIRST: begin
                                      data <= first_num;</pre>
                             end
                             SECOND: begin
                                      data <= second_num;</pre>
                             end
13
                             RESULT: begin
                                      data <= result;</pre>
                             end
16
                             default: begin
                                      data <= 16'b0000_0000_0000_0000;
18
                             end
19
```

```
endcase
end
end
end
end
end
```

mearly状态机的第二部分,作用为根据状态显示对应的结果。

#### 1.1.3.2 仿真结果

	xx √√ √	20 ns 130 ns 140 ns 15	i0 ns 160 ns 170 ns 180 ns 19	0 ns 200 i	ns 210 ns 220 ns 23	0 ns 240 ns 250 ns 260 ns 270	0 ns 280 ns 290 ns 300 n	ns 310 ns 320 ns 330 n
7:0	···2_top. u_task1_2_top. uut_my_key_seg. hl_vl	BE	7E	EE	ED	DD	BD	BB 7B
11 4:0	···2_top. u_task1_2_top. uut_my_key_seg. input_temp	. 08	09		10	04	05	03
XX 2:0	···_top. u_task1_2_top. uut_my_key_seg. input_type	į.	1		2		1	
2:0	···_top. u_task1_2_top. uut_my_key_seg. FSM_state	i i	1		1		2	
<b>∭</b> to	op. u_task1_2_top. uut_fre_div. clk_div_out 1							

图 4: 状态机模块仿真结果1

由上图可以看出,当input\_type为1时,FSM\_state会维持在FIRST状态。而当input\_type为2时,FSM\_state会转移到SECOND状态。证明状态机切换正常。



图 5: 状态机模块仿真结果2

由上图可以看出,当FSM\_state为FIRST状态时,data与first\_num保持一致,而当FSM\_state为SECOND状态时,data与second\_num保持一致。证明状态机显示正常。

#### 1.2 仿真设计

仿真结果已在上文中给出, 代码实现如下。

#### 1.2.1 代码实现

```
//~ 'New testbench
'timescale 1ns/1ps
'include "task1_2_top.v"

module tb_task1_2_top;
```

```
// task1_2_top Parameters
       parameter PERIOD = 10;
       // task1_2_top Inputs
       reg [3:0] v1 = 0;
       reg clk = 0;
       reg rst = 0;
       // task1_2_top Outputs
       wire [3:0] hl;
       wire [3:0] digit;
       wire [7:0] seg;
18
       task1_2_top u_task1_2_top (
20
            .clk(clk),
21
            .rst(rst),
            .vl(vl[3:0]),
23
            .hl(hl[3:0]),
24
            .digit(digit[3:0]),
25
            .seg(seg[7:0])
       );
27
28
       initial begin
29
            $dumpfile(".\\wave\\tb_task1_2_top.vcd");
30
            $dumpvars(0, tb_task1_2_top);
31
            clk = 0;
            rst = 0;
33
            vl = 4'b1111;
34
            rst = 1;
35
            #10
36
            rst = 0;
37
            #500
38
            $finish;
39
       end
40
41
       always begin
42
            #1 clk = ~clk;
43
       end
44
45
```

2 TASK2\_2 12

```
always begin
46
            #100
            v1 = 4'b1110;
48
            #100
49
            vl = 4'b1101;
            #100
51
            vl = 4'b1011;
52
            #100
            vl = 4'b0111;
54
       end
55
56
   endmodule
57
```

# $2 \quad task2_2$

#### 2.1 模块设计

分频模块、数码管显示模块与week6一致,不再赘述。

#### 2.1.1 地址生成模块

#### 2.1.1.1 代码实现

```
module addrgen(
    input clk,
    input rst,
    output reg [7:0] addr

);

always @(posedge clk or posedge rst) begin
    if(rst) begin
        addr <= 8'b00000000;

end
else begin
    addr <= addr + 1;
end</pre>
```

2 TASK2\_2 13

```
end
end
endmodule
```

作用为每1s将addr加1。

## 2.2 仿真设计

#### 2.2.1 代码实现

```
//~ 'New testbench
   'timescale 1ns / 1ps
   'include "task2_2_top.v"
   module tb_task2_2;
     // task2_2_top Parameters
     parameter PERIOD = 10;
     // task2_2_top Inputs
               clk = 0;
     reg
                rst = 0;
     reg
     // task2_2_top Outputs
     wire
                clk_div_out;
                clk_div_out1;
     wire
16
     wire [3:0] digit;
17
     wire [7:0] seg;
18
     task2_2_top u_task2_2_top (
20
         .clk(clk),
21
         .rst(rst),
22
         .clk_div_out (clk_div_out),
23
         .clk_div_out1(clk_div_out1),
         .digit
                     (digit[3:0]),
25
                       (seg[7:0])
         .seg
26
     );
27
28
     initial begin
29
```

2 TASK2\_2 14

```
//$dumpfile(".\\wave\\tb_task2_2_top.vcd");
30
       //$dumpvars(0, tb_task2_2);
31
       clk = 0;
32
       rst = 0;
33
       #100 rst = 1;
34
       #100 rst = 0;
35
       #500
36
       $finish;
37
     end
38
39
     always begin
40
       #1 clk = ~clk;
41
     end
42
   endmodule
44
```