电子技术基础实验第六周实验报告

王磊 2022012972

2023年11月23日

$1 \quad task1_3$

- 1.1 模块设计
- 1.1.1 上升沿检测模块
- 1.1.1.1 模块代码

```
reg pulse1_1, pulse1_2, pulse1_3;
always @(posedge clk or posedge reset) begin
    if(reset)
    begin
         pulse1_1 <= 1'b0;</pre>
        pulse1_2 <= 1'b0;</pre>
        pulse1_3 <= 1'b0;</pre>
    end
    else
    begin
         pulse1_1 <= button_io1;</pre>
         pulse1_2 <= pulse1_1;</pre>
         pulse1_3 <= pulse1_2;</pre>
    end
end
wire button1_negedge = ~pulse1_2 & pulse1_3;
wire button1_posedge = pulse1_2 & ~pulse1_3;
```

本模块采取基本的状态机设计,用三个寄存器存储三个时刻的按键状态,通过异或门检测下降沿和上升沿。

三个按键独立设计,故有三个检测模块,实际上可以通过一个模块解决,可以优化代码臃肿度。

1.1.1.2 模块仿真



图 1: 下降沿检测模块仿真

1.1.2 按键检测模块

1.1.2.1 模块代码

```
reg [31:0] cnt;
   always @ (posedge clk or posedge reset)begin
        if(reset) begin
             cnt <= 32'b0;
        end
        else if(delay_flag) begin
             if(cnt == 'CNT_MAX-1)
                 cnt <= 32'b0;</pre>
            else begin
                 cnt <= cnt + 32'b1;</pre>
             end
11
        end
12
   end
13
15
   reg delay_flag;
16
   always @(posedge clk or posedge reset) begin
17
        if(reset) begin
18
             delay_flag <= 1'b0;</pre>
19
        \quad \text{end} \quad
20
        else if(button1_posedge || button2_posedge || button3_posedge) begin
21
             delay_flag <= 1'b1;</pre>
22
        end
23
        else if(cnt == 'CNT_MAX-1) begin
24
```

```
delay_flag <= 1'b0;
end
end
end
```

逻辑为当检测到按键上升沿时,置延时标志位,同时开始计数,当计数到达设定值时,清除标志位,延时结束。延时的作用是消除机械按键的抖动,保证按键检测稳定。消抖后即可读取按键状态,进行相应操作。

```
reg button1_state, button2_state, button3_state;
   always @(posedge clk or posedge reset) begin
        if(reset) begin
             button1_state <= 1'b0;</pre>
             button2_state <= 1'b0;</pre>
             button3_state <= 1'b0;</pre>
        end
        else if(cnt == 'CNT_MAX-1) begin
             button1_state <= button_io1;</pre>
             button2_state <= button_io2;</pre>
             button3_state <= button_io3;</pre>
        end
12
        else begin
13
             button1_state <= 1'b0;</pre>
14
             button2_state <= 1'b0;</pre>
             button3_state <= 1'b0;</pre>
        end
   end
18
```

1.1.2.2 模块仿真




图 2: 按键消抖模块仿真

可以看出检测到按键上升沿后经计数器延时到按键状态稳定时,才读取按键状态。

1.1.3 流水灯模块

1.1.3.1 模块代码

首先通过按键状态确定流水灯状态:

```
reg led_state1_flag, led_state2_flag, led_state3_flag;
   always @(posedge clk or posedge reset) begin
        if(reset) begin
             led_state1_flag <= 1'b0;</pre>
             led_state2_flag <= 1'b0;</pre>
             led_state3_flag <= 1'b0;</pre>
        end
        else if(button1_state) begin
             led_state1_flag <= 1'b1;</pre>
             led_state2_flag <= 1'b0;</pre>
             led_state3_flag <= 1'b0;</pre>
        end
        else if(button2_state) begin
             led_state1_flag <= 1'b0;</pre>
             led_state2_flag <= 1'b1;</pre>
             led_state3_flag <= 1'b0;</pre>
16
        end
17
        else if(stop_flag) begin
18
             led_state1_flag <= 1'b0;</pre>
19
             led_state2_flag <= 1'b0;</pre>
20
             led_state3_flag <= 1'b0;</pre>
21
        end
22
        else if(button3_state) begin
23
             led_state1_flag <= 1'b0;</pre>
24
             led_state2_flag <= 1'b0;</pre>
25
             led_state3_flag <= 1'b1;</pre>
26
        end
27
   end
28
```

之后根据流水灯状态控制LED灯:

```
reg led_cnt;
reg stop_flag;
always @(posedge clk_div or posedge reset) begin
```

```
if(reset) begin
             led_io <= 8'b0;</pre>
             led_cnt <= 8'b0;</pre>
             stop_flag <= 1'b0;</pre>
        end
        else if(led_state1_flag) begin
             if(led_io == 8'b10000000 || led_io == 8'b00000000) begin
10
                 led_io <= 8'b00000001;</pre>
             end
12
             else begin
13
                 led_io <= led_io << 1;</pre>
14
             end
        end
16
        else if(led_state2_flag) begin
             if(led_io == 8'b00000001 || led_io == 8'b00000000) begin
19
                  led_io <= 8'b10000000;</pre>
20
             end
21
             else begin
22
                 led_io <= led_io >> 1;
23
             end
24
        end
25
        else if(led_state3_flag) begin
26
             if(led_io != 8'b0) begin
27
                  led_io <= 8'b0;</pre>
28
             end
29
             else begin
                 led_io <= 8'b11111111;</pre>
31
                 led_cnt <= led_cnt + 1;</pre>
             end
33
        end
34
35
        if(led_cnt == 8'd2 ) begin
36
             stop_flag <= 1'b1;</pre>
37
        end
38
        else if(led_cnt == 8'd3) begin
39
             led_cnt <= 0;</pre>
40
        end
41
        else begin
42
             stop_flag <= 1'b0;</pre>
43
```

```
end
end
end
```

其中控制LED闪烁停止的模块存在一些问题,需要后续修复。

1.2 仿真设计

代码如下,结果已经给出。

```
//~ 'New testbench
   'timescale 1ns / 1ps
   'include "task1_3.v"
   module tb_task1_3;
       // task1_3 Parameters
       parameter PERIOD = 10;
       // task1_3 Inputs
       reg clk = 0;
10
       reg reset = 0;
       reg button_io1 = 0;
       reg button_io2 = 0;
       reg button_io3 = 0;
15
       // task1_3 Outputs
17
       wire clk_div;
18
       wire [7:0] led_io;
20
       task1_3 u_task1_3 (
21
           .clk
                        (clk),
22
           .reset
                        (reset),
23
           .button_io1 (button_io1),
            .button_io2 (button_io2),
25
            .button_io3 (button_io3),
26
           .clk_div
                      (clk_div),
27
           .led_io
                        (led_io[7:0])
28
       );
29
```

```
30
       initial begin
31
            $dumpfile("./wave/tb_task1_3.vcd");
32
            $dumpvars(0, tb_task1_3);
33
            clk = 0;
            reset = 1;
35
            #10
36
            reset = 0;
37
            #10000
38
            $finish;
39
       end
40
41
       always begin
42
          #0.1 clk = ~clk;
       end
45
       always begin
46
            button_io1 = 1;
47
            #10 button_io1 = 0;
48
            #1 button_io1 = 0;
49
            button_io2 = 1;
            #10 button_io2 = 0;
51
            #1 button_io2 = 0;
            button_io3 = 1;
53
            #10 button_io3 = 0;
54
            #1 button_io3 = 0;
55
       end
   endmodule
57
```

$2 \quad task2_2$

2.1 模块设计

按键消抖与检测与task1_3相同,不做赘述。

2.1.1 数码管选择模块

2.1.1.1 模块代码

```
reg [1:0] state;
   always @(posedge clk_div or posedge reset) begin
       if(reset) begin
            data_temp = 4'b0000;
            digit = 4'b1111;
            state = 2'b00;
       end
       else begin
            case (state)
                2'b00: begin
                     digit = 4'b1110;
                     data_temp = data[15:12];
12
                     state = 2'b01;
                end
                2'b01: begin
                     digit = 4'b1101;
                     data_temp = data[11:8];
                     state = 2'b10;
18
                end
                2'b10: begin
20
                     digit = 4'b1011;
21
                     data_temp = data[7:4];
22
                     state = 2'b11;
23
                \quad \text{end} \quad
24
                2'b11: begin
25
                     digit = 4'b0111;
26
                     data_temp = data[3:0];
27
                     state = 2'b00;
28
                end
29
                default: begin
30
                     digit = 4'b1111;
31
                     data_temp = 4'b0000;
32
                     state = 2'b00;
33
                end
34
            endcase
35
```

```
end end end
```

通过状态机控制数码管的选择,并为每个数码管分配数据。

2.1.2 数码管显示模块

2.1.2.1 模块代码

```
always @(posedge clk, posedge reset) begin
       if(reset) begin
           segment = 8'h00;
       end
       else begin
           case (data_temp)
                0: segment = 8'hc0;
                1: segment = 8'hf9;
                2: segment = 8'ha4;
               3: segment = 8'hb0;
               4: segment = 8'h99;
11
                5: segment = 8'h92;
               6: segment = 8'h82;
               7: segment = 8'hf8;
               8: segment = 8'h80;
15
                9: segment = 8'h90;
               10: segment = 8'h88;
                11: segment = 8'h83;
18
                12: segment = 8'hc6;
                13: segment = 8'ha1;
20
                14: segment = 8'h86;
21
                15: segment = 8'h8e;
               default: segment = 8'h00;
23
           endcase
24
       end
   end
26
```

根据数码管选择模块分配的数据显示当前被选中的数码管的数值。

2.2 仿真设计

代码如下,结果与task1_3相同,不再给出。

```
//~ 'New testbench
   'timescale 1ns/1ps
   'include "task2_2.v"
   module tb_task2_2;
       // task2_2 Parameters
       parameter PERIOD = 10;
       // task2_2 Inputs
       reg clk = 0;
       reg reset = 0;
       reg button_io = 0;
12
       // task2_2 Outputs
       wire [3:0] digit;
15
       wire [7:0] segment;
17
       task2_2 u_task2_2 (
18
            .clk (clk),
19
            .reset (reset),
20
            .button_io (button_io),
21
            .digit (digit[3:0]),
22
            .segment (segment[7:0])
23
       );
24
25
       initial begin
26
            $dumpfile(".//wave//tb_task2_2.vcd");
27
            $dumpvars(0, tb_task2_2);
28
29
            // Initialize Inputs
30
            clk = 0;
31
            reset = 0;
32
            button_io = 0;
33
            reset = 1;
34
            #10
35
            reset = 0;
36
```

3 TASK2.3

```
#10000;
37
            $finish;
38
        end
39
        always begin
40
            #0.1 clk = ~clk;
41
        end
42
        always begin
43
            #1 button_io = 1;
            #10 button_io = 0;
45
        end
46
47
   endmodule
48
```

$3 \quad task2_{-3}$

3.1 模块设计

数码管选择模块与显示模块与task2_2相同,蜂鸣器模块与LED控制类似,不再给出。

3.1.1 计时器模块

3.1.1.1 模块代码

```
reg [31:0] div_reg;
always @ (posedge clk or posedge reset) begin

if(reset)

begin

div_reg <= 32'b0;
clk_div <= 1'b0;

end

else

begin

if(div_reg < 32'd12500)

div_reg <= div_reg + 32'b1;
else
```

3 TASK2_3 12

```
begin
div_reg <= 32'b0;
clk_div <= ~clk_div;
end
end
end
end</pre>
```

3.1.2 数据处理模块

3.1.2.1 模块代码

```
reg buzz_flag;
   reg buzz_cnt;
   reg stop_flag;
   always @(posedge clk, posedge reset) begin
       if(reset) begin
           data[3:0] = 4'd5;
           data[7:4] = 4'd1;
           data[11:8] = 4'd0;
           data[15:12] = 4'd0;
           real_time = 12'd15;//15s
           buzz_flag = 1'b0;
       end
12
       else if(cnt == 'CNT_MAX-1) begin
13
           if(real_time == 12'd0) begin
               buzz_flag = 1'b1;
               if(stop_flag == 1'b1) begin
                    buzz_flag = 1'b0;
               end
18
           end
19
           else begin
20
               real_time = real_time - 12'd1;
               data[3:0] = ((real_time)\%60)\%10;
22
               data[7:4] = ((real_time)\%60)/10;
23
               data[11:8] = ((real_time)/60)%10;
24
               data[15:12] = ((real_time)/60)/10;
           end
26
```

3 TASK2_3 13

```
end
end
end
```

其中第22-25四行为核心逻辑,将以秒数表示的时间换算为分钟的十位、个位,秒钟的个位、十位四个供数码管显示的数据。

3.1.2.2 模块仿真



图 3: 数据处理模块仿真

第一个信号比后面长的原因是正在reset。

3.2 仿真设计

代码如下,结果已经给出。

```
//~ 'New testbench
   'timescale 1ns/1ps
   'include "task2_3.v"
   module tb_task2_3;
       // task2_3 Parameters
       parameter PERIOD = 10;
       // task2_3 Inputs
       reg clk = 0;
       reg reset = 0;
12
       // task2_3 Outputs
13
       wire clk_div;
       wire buzz;
       wire [3:0] digit;
16
       wire [7:0] segment;
18
       task2_3 u_task2_3 (
```

4 TASK2_4 14

```
.clk(clk),
20
             .reset(reset),
21
             .clk_div(clk_div),
22
             .buzz(buzz),
23
             .digit(digit[3:0]),
24
             .segment(segment[7:0])
25
        );
26
        initial begin
28
            $dumpfile("./wave/tb_task2_3.vcd");
29
            $dumpvars(0, tb_task2_3);
30
            clk = 0;
            reset = 1;
32
            #10
33
            reset = 0;
34
            #10000
35
            $finish;
36
        end
37
38
        always begin
39
            #0.1 clk = ~clk;
40
        end
41
42
   endmodule
43
```

$4 \quad task2_4$

4.1 模块设计

task2_4相较于task2_3只多一个计时控制模块,下面给出,其余模块相同,不再给出。

4.1.1 计时控制模块

4.1.1.1 模块代码

```
always @(posedge clk, posedge reset) begin
```

4 TASK2_4 15

```
if(reset) begin
           real_time = switch_io;
           data[3:0] = ((real_time)\%60)\%10;
           data[7:4] = ((real_time)\%60)/10;
           data[11:8] = ((real_time)/60)%10;
           data[15:12] = ((real_time)/60)/10;
           buzz_flag <= 1'b0;</pre>
       end
       else if(cnt == 'CNT_MAX-1) begin
10
           if(real_time == 8'd0) begin
                buzz_flag = 1'b1;
12
                if(stop_flag == 1'b1) begin
13
                    buzz_flag = 1'b0;
                end
           end
           else begin
                real_time = real_time - 8'd1;
                data[3:0] = ((real_time)\%60)\%10;
19
                data[7:4] = ((real_time)\%60)/10;
20
                data[11:8] = ((real_time)/60)%10;
21
                data[15:12] = ((real_time)/60)/10;
           end
23
       end
24
   end
25
```

第三行为该模块关键,上个模块real_time为固定值,此时通过拨码开关控制。

4.1.1.2 模块仿真




图 4: 计时控制模块仿真

4.2 仿真设计

代码如下,结果已经给出。

```
//~ 'New testbench
   'timescale 1ns/1ps
   'include "task2_4.v"
   module tb_task2_4;
       // task2_4 Parameters
       parameter PERIOD = 10;
       // task2_4 Inputs
       reg clk = 0;
11
       reg reset = 0;
12
       reg [7:0] switch_io = 0;
       // task2_4 Outputs
       wire clk_div;
       wire buzz;
17
       wire [3:0] digit;
18
       wire [7:0] segment;
19
20
       task2_4 u_task2_4 (
21
            .clk(clk),
22
            .reset(reset),
23
            .switch_io(switch_io[7:0]),
24
```

4 TASK2_4 17

```
.clk_div(clk_div),
25
             .buzz(buzz),
             .digit(digit[3:0]),
27
             .segment(segment[7:0])
28
        );
29
30
        initial begin
31
             $dumpfile("./wave/tb_task2_4.vcd");
32
             $dumpvars(0, tb_task2_4);
33
             clk = 0;
34
             reset = 1;
35
             switch_io = 8'b00000111;
36
             #10
37
            reset = 0;
            #10000
39
             switch_io = 8'b10000111;
40
             reset = 1;
41
             #10
42
             reset = 0;
43
             $finish;
        \quad \text{end} \quad
45
46
        always begin
47
             #0.1 clk = ~clk;
48
        end
49
50
   endmodule
51
```