电子技术基础实验第十周实验报告

王磊 2022012972

2023年11月29日

1 task1&task2

由于task2是task1的延续,所以将两个任务放在一起说明。

1.1 mif文件的生成

为减少ROM的使用,我通过IP核生成了一个8位宽,768位深的ROM,将其分为三部分分别存储正弦波、三角波和方波。生成mif的matlab代码如图1所示。

```
a generator produce 3 waves
width = 8;
depth = 768;
fprintf(fid, 'WIDTH=%d;\n', width);
fprintf(fid, 'DEPTH=%d;\n', depth);
fprintf(fid, 'ADDRESS_RADIX=DEC;\n');
fprintf(fid, 'DATA_RADIX=DEC;\n');
fprintf(fid, 'CONTENT BEGIN\n');
for i = 0:depth-1
  if i < depth/3
    sin_data = floor((sin(2*pi*i/(depth/3)) + 1) * 0.5 * (2^width - 1));
    fprintf(fid, '%d:%d;\n', i, sin_data);
  elseif i < 2*depth/3
    triangle_data = abs(floor((2 * abs(mod(i, (2 * (depth / 3))) - (depth / 3)) / (depth / 3) - 1) * (2 ^ width - 1)));
    fprintf(fid, '%d:%d;\n', i, triangle_data);
     square_data = floor(((mod(i, depth/3) < depth/6) * (2^width - 1)));
     fprintf(fid, '%d:%d;\n', i, square_data);
fprintf(fid, 'END ;\n');
fclose(fid);
```

图 1: matlab代码

1.2 地址生成模块

地址生成模块的代码如下:

```
module addr_tx_en2 (
       input clk,
       input clk_origin,
       input rst,
       input [2:0] switch,
       output reg [9:0] addr,
       output reg tx_en
   );
       reg [9:0] addr_temp;
       always @(posedge clk, posedge rst) begin
11
            if (rst) begin
12
                addr_temp <= 10'd0;
13
            end else begin
                if (addr_temp == 10'd255) begin
15
                     addr_temp <= 10'd0;
                end else begin
                     addr_temp <= addr_temp + 1'b1;
18
                end
19
            end
20
       end
21
22
       always @(posedge clk, posedge rst) begin
23
            if (rst) begin
24
                addr <= 10'd0;
25
            end else begin
26
                if (switch[0]) begin
27
                     addr <= addr_temp;</pre>
28
                end else if (switch[1]) begin
29
                     addr <= addr_temp + 10'd256;
30
                end else if (switch[2]) begin
31
                     addr <= addr_temp + 10'd512;</pre>
32
                end else begin
33
                     addr <= 10'd0;
34
                end
35
            end
36
```

```
end
37
38
        reg pulse1, pulse2, pulse3;
39
        wire clk_posedge;
40
        always @(posedge clk_origin, posedge rst) begin
41
             if (rst) begin
42
                 pulse1 <= 1'b0;</pre>
43
                 pulse2 <= 1'b0;</pre>
                 pulse3 <= 1'b0;</pre>
45
             end else begin
46
                 pulse1 <= clk;</pre>
47
                 pulse2 <= pulse1;</pre>
48
                 pulse3 <= pulse2;</pre>
49
             end
50
        end
51
        assign clk_posedge = pulse2 & ~pulse3;
52
        always @(posedge clk_origin, posedge rst) begin
54
             if (rst) begin
55
                 tx_en <= 1'b0;
56
             end else begin
                  if (clk_posedge) begin
58
                      tx_en <= 1'b1;
59
                  end else begin
60
                      tx_en <= 1'b0;
61
                  end
62
             end
        end
64
65
66
   endmodule
67
```

其中,根据switch的值,addr_temp会分别加上0、256、512,从而实现地址的切换。tx_en则是通过检测分频时钟的上升沿在每次地址切换时产生一个脉冲,用于触发输出模块。

1.3 顶层模块

顶层模块的代码如下:

```
// Purpose: Top level module for UART transmit.
   'include "addr_tx_en2.v"
   'include "uart_transmit2.v"
   'include "uart2_fre_div.v"
   'include "three_waves_rom.v"
   module uart2_top(
       input clk,
       input rst,
       input [2:0] switch,
       output sci_tx
   );
12
   wire clk_div_addr;
13
   uart2_fre_fiv uut1(
14
        .clk(clk),
15
        .rst(rst),
        .clk_div_addr(clk_div_addr)
   );
18
19
   wire [9:0] addr;
20
   wire tx_en;
21
   addr_tx_en2 uut2(
       .clk_origin(clk),
23
       .clk(clk_div_addr),
24
       .rst(rst),
25
        .switch(switch),
26
        .addr(addr),
27
        .tx_en(tx_en)
28
   );
29
30
   wire [9:0]data_temp;
31
   three_waves_rom uut3(
32
        .address(addr),
33
        .clock(clk),
34
        .q(data_temp)
35
   );
36
37
   uart_transmit2 uut4(
38
        .clk(clk),
39
```

```
.rst(rst),
.tx_en(tx_en),
.rx_d(data_temp),
.sci_tx(sci_tx)
);

42
endmodule
```

RTL图如图2所示。




图 2: RTL图

1.4 输出结果

输出结果如图3、4、5所示。三个波形的频率均为50Hz,符合task1的要求。




图 3: 正弦波




图 4: 三角波




图 5: 方波

2 task3

task3中FPGA计算及显示的部分与上周任务相似,只需要更改数据转换部分。数码管部分不加赘述。

2.1 串口接收模块

串口接收模块的代码如下:

```
module uart_receive #(
       parameter BAUD_RATE = 'd115200,
       parameter CLK_FREQ = 25000000
   ) (
       input clk,
       input rst,
       input rx,
       output reg [7:0] data,
       output reg ready
   );
10
       //localparam define
12
       localparam BAUD_CNT_MAX = CLK_FREQ / BAUD_RATE;
13
       //reg define
       reg rx_reg1;
16
       reg rx_reg2;
       reg rx_reg3; //for pulse
18
       reg start_nedge;
       reg work_en;
20
       reg [12:0] baud_cnt;
21
       reg bit_flag;
22
       reg [3:0] bit_cnt;
23
       reg [7:0] rx_data;
24
       reg rx_flag;
25
26
       always @(posedge clk, posedge rst) begin
27
            if (rst) begin
28
                rx_reg1 <= 1'b1;
29
                rx_reg2 <= 1'b1;
30
                rx_reg3 <= 1'b1;
31
            end else begin
32
```

```
rx_reg1 <= rx;</pre>
33
                 rx_reg2 <= rx_reg1;</pre>
34
                 rx_reg3 <= rx_reg2;</pre>
35
            end
36
        end
38
        always @(posedge clk, posedge rst) begin
39
            if (rst) begin
40
                 start_nedge <= 1'b0;
41
            end else if ((~rx_reg2) && rx_reg3) begin
42
                 start_nedge <= 1'b1;
43
            end else begin
44
                 start_nedge <= 1'b0;
45
            end
46
        end
48
        always @(posedge clk, posedge rst) begin
49
            if (rst) begin
                 work_en <= 1'b0;
51
            end else if (start_nedge) begin
52
                 work_en <= 1'b1;</pre>
            end else if ((bit_cnt == 4'd8) && (bit_flag == 1'b1)) begin
54
                 work_en <= 1'b0;</pre>
            end
        end
58
        always @(posedge clk, posedge rst) begin
            if (rst) begin
60
                 baud_cnt <= 13'd0;</pre>
61
            end else if ((baud_cnt == BAUD_CNT_MAX - 1) || (work_en == 1'b0)) begin
                 baud_cnt <= 13'd0;</pre>
63
            end else if (work_en) begin
64
                 baud_cnt <= baud_cnt + 1'b1;</pre>
65
            end
66
        end
67
68
        always @(posedge clk, posedge rst) begin
69
            if (rst) begin
70
                 bit_flag <= 1'b0;</pre>
            end else if (baud_cnt == BAUD_CNT_MAX / 2 - 1) begin
```

```
bit_flag <= 1'b1;</pre>
73
             end else begin
                 bit_flag <= 1'b0;</pre>
             end
        end
78
        always @(posedge clk, posedge rst) begin
79
             if (rst) begin
80
                 bit_cnt <= 4'd0;
81
             end else if ((bit_cnt == 4'd8) && (bit_flag == 1'b1)) begin
82
                 bit_cnt <= 4'd0;
83
             end else if (bit_flag == 1'b1) begin
84
                 bit_cnt <= bit_cnt + 1'b1;</pre>
85
             end
86
        end
88
        always @(posedge clk, posedge rst) begin
89
             if (rst) begin
90
                 rx_data <= 8'd0;
91
             end else if ((bit_cnt >= 4'd1) && (bit_cnt <= 4'd8) && (bit_flag == 1'b1))</pre>
92
                 rx_data <= {rx_reg3, rx_data[7:1]};</pre>
93
             end
94
        end
95
96
        always @(posedge clk, posedge rst) begin
97
             if (rst) begin
                 rx_flag <= 1'b0;
99
             end else if ((bit_cnt == 4'd8) && (bit_flag == 1'b1)) begin
100
                 rx_flag <= 1'b1;
             end else begin
                 rx_flag <= 1'b0;
103
104
             end
        end
105
106
        always @(posedge clk, posedge rst) begin
             if (rst) begin
                 data <= 8'd0;
109
             end else if (rx_flag) begin
110
                 data <= rx_data;</pre>
111
```

```
end
112
         end
114
         always @(posedge clk, posedge rst) begin
115
              if (rst) begin
                  ready <= 1'b0;
117
             end else begin
118
                  ready <= rx_flag;</pre>
119
              end
120
         end
121
    endmodule
```

主要实现了如下核心功能:

- 通过三个reg将rx打慢两拍,以消除亚稳态。
- 通过计数器实现指定波特率。
- 通过计数器实现中点读取数据,保证数据的稳定性。
- 在8位数据读取完毕后,将数据存入data中,同时将ready置1。

2.2 通讯协议指定

虽然任务要求使用十六进制发送并用数字指代运算符,但是我认为这种形式不是十分优雅,所以我将通讯协议改为了如下形式: **前数+运算符+后数+=**。其中+-=均有对应的ascll码,可以直接输入。而与、或和比较分别用A、O、C表示。这样的好处是串口输入较为直观,例如输入**1+2=**即可得到3。同时,这样的协议也可以很方便地扩展到更多的运算符上。

2.3 数据转换模块

数据转换模块的代码如下:

```
//process the origin input to a simple one
reg [3:0] input_type;

parameter NUMBER = 4'b0001;

parameter OPERATOR = 4'b0010;

parameter EQUAL = 4'b0100;

parameter RESET = 4'b1000;

reg [4:0] input_temp;
```

```
reg input_flag;
         always @(posedge clk, posedge rst) begin
10
              if (rst) begin
11
                   input_type <= 3'b000;</pre>
                   input_temp <= 5'b00000;</pre>
13
                   input_flag <= 1'b0;</pre>
              end else if (ready) begin
                   case (rx_data)
16
                        8'd48: begin
                             input_type <= NUMBER;</pre>
18
                             input_temp <= 5'b00000;</pre>
19
                        end
20
                        8'd49: begin
21
                             input_type <= NUMBER;</pre>
22
                             input_temp <= 5'b00001;</pre>
23
                        end
24
                        8'd50: begin
25
                             input_type <= NUMBER;</pre>
26
                             input_temp <= 5'b00010;</pre>
27
                        \quad \text{end} \quad
28
                        8'd51: begin
29
                             input_type <= NUMBER;</pre>
30
                             input_temp <= 5'b00011;</pre>
31
                        end
                        8'd52: begin
33
                             input_type <= NUMBER;</pre>
                             input_temp <= 5'b00100;</pre>
35
                        end
36
                        8'd53: begin
                             input_type <= NUMBER;</pre>
38
                             input_temp <= 5'b00101;</pre>
39
40
                        end
                        8'd54: begin
41
                             input_type <= NUMBER;</pre>
42
                             input_temp <= 5'b00110;</pre>
43
                        end
44
                        8'd55: begin
45
                             input_type <= NUMBER;</pre>
46
                             input_temp <= 5'b00111;</pre>
47
```

```
end
                        8'd56: begin
                             input_type <= NUMBER;</pre>
50
                             input_temp <= 5'b01000;</pre>
51
                        end
                        8'd57: begin
53
                             input_type <= NUMBER;</pre>
54
                             input_temp <= 5'b01001;</pre>
55
                        end
56
                        8'd43: begin
                             input_type <= OPERATOR;</pre>
58
                             input_temp <= ADD_OPERATOR;</pre>
59
                        end
60
                        8'd45: begin
61
                             input_type <= OPERATOR;</pre>
62
                             input_temp <= SUB_OPERATOR;</pre>
63
                        end
64
                        8'd65: begin
65
                             input_type <= OPERATOR;</pre>
66
                             input_temp <= AND_OPERATOR;</pre>
67
                        end
                        8'd79: begin
69
                             input_type <= OPERATOR;</pre>
70
                             input_temp <= OR_OPERATOR;</pre>
71
                        end
72
                        8'd67: begin
                             input_type <= OPERATOR;</pre>
                             input_temp <= COMPARE_OPERATOR;</pre>
                        end
76
                        8'd61: begin
77
                             input_type <= EQUAL;</pre>
78
                             input_temp <= 5'b00000;</pre>
79
80
                        end
                        8'd82: begin
81
                             input_type <= RESET;</pre>
82
                             input_temp <= 5'b00000;</pre>
83
                        end
84
                        default: begin
85
                             input_type <= 3'b000;</pre>
86
                             input_temp <= 5'b00000;</pre>
87
```

```
input_flag <= 1'b0;</pre>
88
                         end
89
                    endcase
90
              end else begin
91
                    input_type <= 3'b000;</pre>
92
                    input_temp <= 5'b00000;</pre>
93
                    input_flag <= 1'b0;</pre>
94
              end
95
         end
96
```

以上代码将串口传入的字符处理为了上周所完成的计算器所需要的格式。其中,input_type用于指示当前输入的类型,input_temp则是处理后的数据。input_flag用于指示是否有新的输入。计算过程中还使用了mealy状态机,其示意图如图6所示。




图 6: mealy状态机

2.4 顶层模块设计

顶层模块的代码如下:

```
'include "uart_receive.v"

'include "uart_calculator.v"

'include "uart3_fre_div.v"

'include "uart_digit.v"

module uart_calculator_top(
    input clk,
    input rst,
```

```
input rx,
        output [7:0] seg,
        output [3:0] digit
   );
11
12
   wire [7:0] data;
13
   wire ready;
14
   uart_receive uut1(
        .clk(clk),
16
        .rst(rst),
        .rx(rx),
18
        .data(data),
19
        .ready(ready)
20
   );
21
22
   wire [15:0] display_data;
23
   uart_calculator uut2(
24
        .clk(clk),
25
        .rst(rst),
26
        .ready(ready),
27
        .rx_data(data),
28
        .display_data(display_data)
29
   );
30
31
   wire clk_div;
32
   uart3_fre_div uut3(
33
        .clk(clk),
34
        .rst(rst),
35
        .clk_div(clk_div)
36
   );
37
38
   uart_digit uut4(
39
        .clk(clk_div),
40
        .rst(rst),
41
        .data(display_data),
42
        .digit(digit),
43
        .seg(seg)
44
   );
45
   endmodule
```

RTL图如图7所示。




图 7: RTL图