Designing the Widlar current mirror

Bryan Hart Leigh on Sea, Essex, UK

Abstract The Widlar current mirror, a widely used integrated circuit configuration, normally receives only a superficial treatment in electronics texts. This didactic study consists of a detailed analysis followed by a step-by-step design procedure that takes into account resistor and transistor parameter tolerances, a topic rarely covered in undergraduate/graduate courses.

Keywords current mirrors; electronics teaching

How would you set about designing a direct current generator to produce a current in the microampere range without using resistors having high ohmic values?

This was a problem faced by analogue IC designers who had to take into account the fact that resistors greater than about $50\,k\Omega$ took up chip-surface areas disproportionately large compared with that of a bipolar junction transistor (BJT). An elegant solution was devised by R. J. Widlar, a pioneer of IC operational amplifier design, with a configuration subsequently named after him.

Although designers of systems incorporating discrete components do not suffer from the same restrictions on resistor value as IC designers, the Widlar circuit is still useful in a number of applications, such as supplying the tail current for a long-tailed pair differential amplifier, intended to operate at low currents, and for providing a constant current for the generation of extended duration linear sawtooth voltage sweeps. This is because it offers a number of attractive features, which include the following: low component count; large output voltage compliance; an output current relatively insensitive to supply rail voltage variations.

The circuit receives only a cursory textbook treatment, perhaps because of its apparent simplicity. Nevertheless, that superficial simplicity obscures some hidden subtleties. This article takes a closer look at the Widlar circuit, with the emphasis on design. That involves the subject of circuit tolerancing, an important practical topic, rarely taught and usually ignored in the literature.

Finally, there is a brief review of two system units that may be regarded as having their origins in the Widlar configuration. They are a temperature transducer, and a voltage reference source.

Widlar basics

The Widlar current mirror is shown in Fig. 1, in which I_D is the drive, or input, current and I_0 (<< I_D) is the output current.

The BJTs, Q_1 and Q_2 comprise a matched monolithic pair, fabricated close together on the same IC chip, such as is available with a BJT array. It must be emphasised that predictable circuit performance is not obtained using discrete BJTs for Q_1 and Q_2 for two reasons. First, there is no guarantee of close base–emitter voltage matching, an indispensable requirement for this configuration. Second, and related to the




Fig. 1 The Widlar current mirror.




Fig. 2 Low current d.c. model of a BJT.

first, two discrete devices do not share the same intimate thermal environment as a monolithic pair. The BJT model of Fig. 2 is applicable for operation in the forward-active mode ($V_{\rm BC}$ < 0) under low-level injection conditions but at terminal currents well above leakage levels.

The collector current I_C and the base current I_B are given by

$$I_{\rm C} = I_{\rm S} \exp(V_{\rm BE}/T_{\rm T}) \tag{1}$$

and

$$I_{\rm B} = I_{\rm C}/\beta \tag{2}$$

The current parameter I_s is dependent upon the properties of the base region. In particular, it is proportional to the base–emitter junction area and is typically of the order of 10^{-15} A for a low power npn device.

The voltage parameter $V_{\rm T}$, often referred to as the 'thermal voltage', is equal to $86.2\,\mu\text{V}/^{\circ}\text{C} \times T$, T being the absolute temperature (°C + 273): $V_{\rm T} \approx 25.8\,\text{mV}$ at a room temperature of $300\,\text{K}$.

The parameter β (typically, 100) is the common-emitter direct-current gain.

Experimental measurements² show that eqn (1) is valid over a range of many decades of I_C above $V_{BE} = 4V_T$ ($\approx 100 \text{ mV}$), corresponding to $I_C \approx 50I_S$.

Above 1 mA, however, the model of Fig. 2 must be modified by the addition of a resistor in series with the base lead to allow for the potential drop in the base extrinsic resistance. An equivalent circuit for Fig. 1, using the model of Fig. 2 is shown in Fig. 3.

In a first-order analysis, we assume that Q_1 , Q_2 have identical characteristics and that base currents can be neglected. Then, $I_{C1} = I_D$, $I_{C2} = I_0$ and

$$\Delta V = (V_{\text{BEI}} - V_{\text{BE2}}) \tag{3}$$

Hence, using eqn (1),

$$\Delta V = V_{\rm T} \log_{\rm e} \left(I_{\rm D} / I_0 \right) \tag{4}$$

Furthermore,

$$\Delta V = I_0 R_{\rm E} \tag{5}$$

Thus,
$$I_0 R_{\rm E} = V_{\rm T} \log_{\rm e} \left(I_{\rm D} / I_0 \right)$$
 (6)

If I_D is known and I_0 is specified, the process of finding R_E is trivial, but that is about as far as a textbook treatment usually goes. Other problems in analysis are not so simple, as the following example shows.

In Fig. 4, the biasing circuit for the input stage of the classic 741 operational amplifier, I_0 cannot be calculated directly from eqn (6) because the equation is transcendental (it has no closed form solution), so how to proceed systematically?




Fig. 3 D.c. equivalent circuit of Fig. 1.




Fig. 4 Input-stage bias circuit of the 741 op amp.




Fig. 5 Graphical determination of I_0 in Fig. 4. A and B represent, respectively, eqns (4) and (5) in the text.

The graphical approach of Fig. 5 is helpful. Curve A represents eqn (4) for $I_D = 0.74 \,\text{mA}$, based upon the assumption that $V_{BE1} = V_{EB3} = 0.65 \,\text{V}$.

Line B is a graph of eqn (5): only two points are needed to draw this, convenient choices being the origin and a point X corresponding to $I_0 = 10 \,\mu\text{A}$ and $\Delta V = (10 \,\mu\text{A} \times 5 \,\text{k}\Omega) = 50 \,\text{mV}$. The intersection point, Q, of A and B gives the operating current I_Q . A graph-paper plot gives $I_Q \approx 19 \,\mu\text{A}$.

An alternative, iterative, procedure for finding I_Q is indicated in Table 1. The step

Step	Assume	Calculate	> From
1	$\Delta V = \Delta V_1$	I_{01}	$\Delta V_{ m l}/R_{ m E}$
2	$I_0 = I_{01}$	ΔV_2	$V_{\rm T}\log_{\rm e}(I_{\rm D}/I_{01})$
3	$\Delta V = \Delta V_2$	I_{02}	$\Delta V_2/R_3$
4	$I_0 = I_{02}$	ΔV_3	$V_{\rm T}\log_{\rm e}(I_{\rm D}/I_{02})$
5			

TABLE 1 Iterative procedure for finding I_0




Fig. 6 Graphical background to iterative procedure.

sequence starts by assuming an arbitrary, but convenient, value of ΔV (e.g. $\Delta V_1 = 50 \,\mathrm{mV}$) and ends when two successive values of I_0 differ by less than a chosen percentage, for example less than 1%. The 'cobweb' diagram of Fig. 6 is a graphical justification for this numerical approach: the arrows show how sequential values of I_0 converge to the final value I_Q . In practice, only a few steps are normally required to achieve a value of I_0 sufficiently close to I_Q .

In contrast to analysis, the process of design involves selecting $R_{\rm E}$, $R_{\rm B}$ to obtain a specified $I_{\rm Q}$. The problem then is that there is no unique choice for $R_{\rm E}$, $R_{\rm B}$. As Fig. 7 makes clear, any pair of values such as $R_{\rm EI}$, $R_{\rm BI}$, etc., is suitable. Consequently, it is necessary to develop criteria for their choice. That involves a closer look at the accuracy of eqn (6) and a study of circuit tolerances.




Fig. 7 For a specified I_0 there is no unique choice for R_B , R_E .

Base current effects

Referring to Fig. 3, and summing currents at the collector of Q₁,

$$I_{\rm C1} = \left[I_{\rm D} - \left(I_0/\beta\right)\right] / \left[1 + \left(1/\beta\right)\right] \tag{7}$$

As $I_D >> I_0$ and $\beta >> 1$, the second term in the numerator of eqn (7) is negligible compared with the first. Therefore,

$$I_{\rm Cl} = \alpha I_{\rm D} \tag{8}$$

where $\alpha (= \beta/(1 + \beta))$ is the common-base direct-current gain.

Hence, for Q_1 eqn (1) gives

$$V_{\rm BEI} = V_{\rm T} \log_{\rm e} \left(\alpha I_{\rm D} / I_{\rm SI} \right) \tag{9}$$

For Q_2 ,

$$V_{\rm BE2} = V_{\rm T} \log_{\rm e} (I_0 / I_{\rm S2}) \tag{10}$$

Using eqn (3),

$$\Delta V = V_{\rm T} \log_{\rm e} (\alpha I_{\rm D}/I_0) (I_{\rm S2}/I_{\rm S1}) \tag{11}$$

With perfectly matched BJTs, $I_{S1} = I_{S2}$ so in that nominal case, the following modified form of eqn (4) is applicable:

$$\Delta V = V_{\rm T} \log_{\rm e} (\alpha I_{\rm D} / I_0) \tag{12}$$

A modified form of eqn (5) is obtained by replacing I_0 by (I_0/α) . Then,

$$\Delta V = I_0 R_{\rm E} / \alpha \tag{13}$$

A more accurate version of eqn 6 is thus,

$$I_0 R_{\rm E}/\alpha = V_{\rm T} \log_{\rm e} (\alpha I_{\rm D}/I_0) \tag{14}$$

To find the nominal value of I_0 we can use either a graphical procedure or the iterative approach, with the assumption that $\alpha = 0.99$.

Tolerance effects

Tolerancing the circuit involves quantifying the effect on I_0 of supply voltage variations and manufacturing parameter spreads of all the components used.

Consider first the departure from unity of the ratio (I_{S2}/I_{S1}). Equation (11), written in a different form is

$$\Delta V = V_{\rm T} \log_{\rm e} (\alpha I_{\rm D} / I_0) + V_{\rm T} \log_{\rm e} (I_{\rm S2} / I_{\rm S1})$$
(15)

The second term on the right-hand side of the this equation is equal to the difference between $V_{\rm BE1}$ and $V_{\rm BE2}$ when Q_1 and Q_2 are both passing the same collector current. This is the base–emitter offset voltage of the pair. Only its magnitude, $V_{\rm OS}$, is specified on manufacturers' data sheets for matched arrays and dual-matched BJTs so a plus and minus sign must be used with it in calculations.

Equation (15) now becomes

$$\Delta V = V_{\rm T} \log_{\rm e} (\alpha I_{\rm D} / I_0) \pm V_{\rm OS} \tag{16}$$

The effect of finite V_{OS} on I_0 is best appreciated graphically. In Fig. 8, curve A_0 represents eqn (12) and curve A_1 represents eqn (16): it is eqn (12) shifted bodily up the ΔV axis by an amount V_{OS} , here taken arbitrarily as positive and grossly exaggerated in magnitude for clarity. Line B represents eqn (13).

The existence of $V_{\rm OS}$ causes the operating point to move from Q_0 to Q_1 , corresponding to a small increase δI_0 in I_0 . This is associated with voltage changes $R_{\rm E}\delta I_0/\alpha$ across $R_{\rm E}$ and $V_{\rm T}\delta I_0/I_0$ in $V_{\rm BE2}$. (The slope of A_0 at Q_0 is $-V_{\rm T}/I_0$.) Hence,

$$V_{\rm OS} = \delta I_0 \left[\left(R_{\rm E} / \alpha \right) + \left(V_{\rm T} / I_0 \right) \right] \tag{17}$$

This can be rearranged to give

$$(\delta I_0/I_0) = (V_{\rm OS}/V_{\rm T})/(1+m)$$
 (18)

where the newly introduced parameter m is given by

$$m = \Delta V/V_{\rm T} = R_{\rm E}I_0/(\alpha V_{\rm T}) \tag{19}$$

It will be seen later that m is a key parameter in the design process.

Equation (18) explains entry 'd' in Table 2, which summarises tolerance effects. The other entries (a, b, c, e) can be explained by a graphical argument or, more easily, calculated by applying the rules of partial differentiation to eqn (14).




Fig. 8 Showing, quantitively, how a finite offset voltage V_{OS} for Q_1 , Q_2 changes I_0 .

TABLE 2 Showing the fractional tolerance contributions to I_0

Source of tolerance	$ (\delta I_0/I_0) ^*$		
$R_{ m E}$	$a = \{m/(1+m)\}(\delta R_{\rm E}/R_{\rm E})$		
$R_{ m B}$	$b = \{1/(1+m)\}(\delta R_{\rm B}/R_{\rm B})$		
$(V_{\rm CC} - V_{\rm BE1})$	$c = \{1/(1+m)\}\{\delta(V_{CC} - V_{BE1})/(V_{CC} - V_{BE1})\}$		
$V_{\rm OS}$	$d = \{1/(1+m)\}(V_{OS}/V_{T})$		
α	$e = \delta \alpha / \alpha$		

^{*} $m = \Delta V / \Delta V_{\rm T} = I_0 R_{\rm E} / (\alpha V_{\rm T})$

The desensitisation factor (1 + m) is reminiscent of the similar factor $(1 + A\beta)$ in amplifier theory and arises for the same reason, the presence of negative feedback. The worst case tolerance WCT is given by

$$WCT = \pm (a+b+c+d+e) \tag{20}$$

A figure for the most probable tolerance (MPT) is obtained by taking the root sum of the squares, since the random variables are uncorrelated.

Temperature variable element	$\mathrm{TC}{I_0}^\dagger$
$R_{ m E}$	$-\{m/(1+m)\}\text{TC}R_1$
$R_{ m B}$	$-\{1/(1+m)\}TCR_{B}$
$V_{ m T}$	$+\{m/(1+m)\}(1/T)$
α	$TC\alpha$

TABLE 3 Contributions to TCI₀, the temperature coefficient of I₀

$$MPT = \pm (a^2 + b^2 + c^2 + d^2 + e^2)^{\frac{1}{2}}$$
 (21)

Temperature effects

If $I_D \le 1$ mA, the power dissipation in Q_1 and Q_2 does not exceed 1 mW. The thermal resistance of top-hat metal packages containing two matched BJTs, and of 14-pin DIL plastic packages containing BJT arrays³ is 0.16° C/mW. Hence, the junction temperature rise above ambient in negligible.

The contributions to the change in I_0 due to ambient temperature change are summarised in Table 3. The temperature coefficient (tempco) of a variable $X(R_E, R_B, \alpha)$ is defined as TCX = (1/X)(dX/dT), and is a signed quantity.

All the entries, except that for V_T , follow directly from Table 2. The variation of I_0 with V_T also takes into account the offset voltage change and can be found by differentiating eqn (14). If R_E , R_B are of the same type, $TCR_E = TCR_B = TCR$, say. The TCR_S of metal film, carbon composition and IC diffused resistors are respectively of the following order: $0.01\%/^{\circ}C$; $0.15\%/^{\circ}C$, and $0.2\%/^{\circ}C$. $TC\alpha \approx 0.01\%/^{\circ}C$.

In discrete component circuit designs using metal film resistors, and m = 4, $TCI_0 \approx 0.27\%$ /°C and is dominated by the variation of V_T . The variation of V_{BEI} contributes a negligible amount, when using 15 V supplies, since it changes by only some 2 mV/°C. For IC designs $TCI_0 < 0.1\%$ /°C.

Output resistance

The incremental output resistance, R_0 , at the collector of Q_2 in Fig. 1 is given by

$$R_0 = (V_A/I_0) \left[1 + \left\{ \beta \Delta V / (\Delta V + \beta V_T) \right\} \right]$$
(22)

In this equation V_A is the Early Voltage. For the normal practical condition $\beta >> m$, this reduces to

$$R_0 \approx (V_{\rm A}/I_0)(1+m) \tag{23}$$

A rearrangement of this gives the fractional change in I_0 with V_0 directly,

$$(1/I_0)(\delta I_0/\delta T) \approx 1/[V_A(1+m)] \tag{24}$$

 $^{^{\}dagger}$ TCX = (1/X)(dX/dT)

TABLE 4 Dependence of tolerance (%) contribution to I_0 on m for: $V_T = 25.8 \, \text{mV}$; $V_{CC} = 15 \, \text{V} \pm 0.25 \, \text{V}$, $V_{BEI} = 0.65 \pm 0.05 \, \text{V}$, $\alpha = 0.99 \pm 0.01$; and, two values of V_{OS} , $5 \, \text{mV}$ and $2 \, \text{mV}$. Non-integer entries are rounded up to two significant figures

<i>m</i> 1	Tolerance (%) on I_0						
	(a+b)	c 1.04	d		e		
			9.7	3.8	1		
2	1	0.69	6.5	2.6	1		
3	1	0.52	4.8	1.9	1		
4	1	0.42	3.9	1.6	1		
5	1	0.35	3.2 $V_{\rm OS} = 5 \mathrm{mV}$	1.3 $V_{\rm OS} = 2 \mathrm{mV}$	1		

Design procedure

The assumed design aim is to obtain a specified I_0 with the closest tolerance using low cost components. Close tolerance (1%) high stability resistors are relatively inexpensive compared with BJT pairs with guaranteed close matching. For the low cost array type CA3046, a specified typical value of $V_{\rm OS}$ is 0.45 mV. However, the maximum value is quoted as being 5 mV and it is this figure upon which a worst-case design must be based. (For the more expensive BJT pair, type LM394, the maximum $V_{\rm OS}$ is 0.1 mV.)

Table 4, derived from Table 2, shows tolerance contributions for 1% resistors: $V_{\rm CC}$ = 15 V \pm 0.25 V, $V_{\rm BE1}$ = (0.65 \pm 0.05)V, α = 0.99 \pm 0.01, and two values of $V_{\rm OS(max)}$, 2 mV and 5 mV.

The effect of $V_{\rm OS}$ is reduced as m is increased but an upper limit to this parameter is set by the condition that $I_{\rm D} < 1\,{\rm mA}$ for eqn (1) to be applicable.

A proposed procedure for discrete circuit design is therefore as follows:

• Choose a preferred value of $R_{\rm E}$ from the 5% range, but with a 1% tolerance, so that $m (= I_0 R/\alpha V_{\rm T})$ has the maximum value that meets the condition,

$$\log_{\mathrm{e}}(1000/I_0(\mu A)) > m \tag{25}$$

For this and subsequent calculations, assume that

$$V_{\rm T} = (86.2 \times T) \mu V$$
 and $\alpha = 0.99$

• Calculate I_D for the chosen value of m, using a rearranged form of eqn (14),

$$I_{\rm D} = (I_0/\alpha)\exp(m) \tag{26}$$

Calculate R_B using

$$R_{\rm B} = (V_{\rm CC} - 0.65)/I_{\rm D} \tag{27}$$

- If the nominal resistance of the resistor (or combination of resistors), chosen from the preferred range, differs from that specified by eqn (27), by an amount $r \ll R_B$, then the nominal value of I_0 differs from the target value by $100 r/[R_B(1 + m)]\%$.
- Estimate the tolerance on I_0 , using Table 4 with the appropriate value of $V_{\rm CC}$. From the data in the table, the choice m=4 together with $V_{\rm OS}=5\,{\rm mV}$, gives WCT $\approx \pm 6.3\%$ and MPT $\approx \pm 4.2\%$.
- Estimate TCI_0 with the aid of Table 3.
- Determine the change in I_0 with V_0 , from its target value at $V_0 = 0.7$ V, using eqn (24). In the absence of a specified V_A , or other data from which it can be deduced, assume a default value of 100 V. Thus, for m = 4, I_0 increases by 0.2% per volt increase in V_0 .

A refinement to the procedure allows for the fall-off in β with decrease in collector current. For example, the specification (RCA) for the CA3046 lists β (typ) as 100 at $I_C = 1$ mA falling to 50 at $I_C = 10 \,\mu$ A. To cater for this, use $\alpha = 0.98$ ($\beta = 49$) in the calculation of m for eqn (25) and $\alpha = 0.99$ ($\beta = 99$) for the calculation of I_D using eqn (26).

Although the 741 was conceived over 30 years ago, criteria for resistor choice for the Widlar biasing scheme have not, so far as this author is aware, been published. Nevertheless, it is instructive to consider the designated IC values in the light of the design proposals made above for a discrete-component design.

Neglecting base currents, the requirement $I_0 = 19 \,\mu\text{A}$ and the choice $R_\text{E} = 5 \,\text{k}\Omega$ gives $\Delta V = 95 \,\text{mV}$ and m = 3.68. Hence, $I_\text{D} = 19 \,\text{exp} (3.68) \mu\text{A} = 753 \,\mu\text{A}$ and $R_\text{B} = 38 \,\text{k}\Omega$, compared with the $39 \,\text{k}\Omega$ shown on circuit diagrams. This difference is not significant when it is remembered that integrated circuit diffused resistors do not normally have a tolerance closer than 10%.

If the design aim had been to produce $I_0 = 19 \,\mu\text{A}$ using the minimum total circuit resistance, a possible requirement in IC technology, an unacceptable value of I_D would have resulted, as the following brief analysis shows.

$$R_{\rm T} = R_{\rm E} + R_{\rm B} \tag{28}$$

From eqn (19), $R_E = (m\alpha V_T/I_0)$ and from eqns (26) and (27),

$$R_{\rm B} = \alpha (V_{\rm CC} - V_{\rm BE1}) / I_0 \exp(m)$$

Substituting these expressions for $R_{\rm E}$ and $R_{\rm B}$ in eqn (28), differentiating with respect to m and equating the result to zero gives

$$R_{\text{T(min)}} = (\alpha V_{\text{T}} / I_0) [1 + \log_{e} \{ (V_{\text{CC}} - V_{\text{BEI}}) / V_{\text{T}} \}]$$
 (29)

Inserting numerical data, $R_{\text{T(min)}} = 10.77 \,\text{k}\Omega$. Of this, R_{B} accounts for only $1.33 \,\text{k}\Omega$. This would result in the absurdly high figure of $21.3 \,\text{mA}$ for I_{D} , at which current level eqn (1) would be inapplicable anyway.

To conclude this study of the Widlar circuit, two application examples are considered, briefly, in the following section.

Related circuits

Versions of the Widlar configuration constitute the core of two important IC products, a temperature transducer⁵ in which the output current is proportional to absolute temperature (PTAT), and a bandgap voltage reference.⁶

In a rudimentary form of the transducer (Fig. 9) the emitter areas of Q_1 , Q_2 are scaled in the ratio 1:n and those of Q_3 , Q_4 , which comprise a pnp current mirror, are in the ratio 1:p. The collector current of Q_4 , which corresponds to I_D in the discussion of the basic Widlar mirror, is thus pI_0 . Ignoring base currents,

$$\Delta V = I_0 R_E = V_T \log_e(pI_0/I_S) - V_T \log_e[I_0/(nI_S)]$$
(30)

Hence,

$$I_0 = (V_{\rm T}/R_{\rm E})\log_{\rm e}(pn)$$

and

$$I_{\rm T} = (p+1)(V_{\rm T}/R_{\rm E})\log_{\rm e}(pn)$$




Fig. 9 Rudimentary temperature transducer: $I_T \propto T$.

But

$$V_{\rm T} = (86.2 \times T) \mu V$$

so, if $R_{\rm E}$ is independent of T,

$$I_{\rm T} = CT \tag{31}$$

where the scale-factor C is given by

$$C = \left[(p+1)/R_{\rm E} \right] \log_{\rm e}(pn) \tag{32}$$

The design of refined versions of the circuit of Fig. 9 takes account of base currents and the Early Effect. By using a low tempco thin-film, laser-trimmed, resistor for $R_{\rm E}$ it can be arranged that $C = 1 \,\mu\text{A/K}$, as in the AD590 (Analog Devices).

The bandgap voltage reference is so-named because the output voltage is related to a fundamental property of silicon, the energy gap between the valence and conduction bands extrapolated to zero degrees absolute.

A basic form of the circuit is shown in Fig. 10. In this, Q_1 , Q_2 have an emitter area ratio 1:*n* but are forced, by the action of amplifier A, to pass equal collector currents. Neglecting base currents,

$$\Delta V = I_0 R_{\rm E} = V_{\rm T} \log_{\rm e}(n) \tag{33}$$

The output voltage V_R is thus given by




Fig. 10 Schematic circuit of voltage reference source. TCV_R is only a few ppm/°C in practical designs.

$$V_{\rm R} = V_{\rm BE1} + 2V_{\rm T}(R_{\rm X}/R_{\rm E})\log_{\rm e}(n) \tag{34}$$

The first item on the right-hand side of this equation decreases with T and the second one increases with T. If R_X , R_E , and n are chosen so that V_R is near the bandgap voltage (V_{G0}) for silicon, then TCV_R can be as low as a few parts per million, per degree kelvin.

References

- R. J. Widlar, 'Some circuit design techniques for linear integrated circuits', *IEEE Trans. Circuit Theory*, CT-12 (1965), 586–590.
- 2 R. S. Muller and T. I. Kamins, Device Electronics for Integrated Circuits (John Wiley, 1977), pp. 209–210.
- 3 H. R. Camenzind, Electronic Integrated System Design (Van Nostrand Reinhold, 1972).
- 4 B. Hart, 'Early applied', Electronics World, July (1999), 591-594.
- 5 M. P. Timko, 'A two-terminal IC temperature transducer', IEEE J. Solid-State Circuits, SC-11 (1976), 784–788.
- 6 A. P. Brokaw, 'A simple three-terminal IC bandgap reference', *IEEE J. Solid-State Circuits*, SC-11 (1976), 388–393.