FPGA Implementation of JPEG Compression

ES204 - Digital Systems

Professor - Joycee M. Mekie

TEAM NAME: Discrete Cosine Sabha


Jaskirat Singh Maskeen (23110146)


Nishchay Bhutoria (23110222)

Romit Mohane (23110279)

Soham Gaonkar (23110314)

Indian Institue of Technology Gandhinagar Palaj, Gujarat - 382355











Source: https://github.com/Reckadon/JPEG-Compression/

Problem Statement


Given a 128x128, 8-bit image, compress it using JPEG compression.

What is JPEG Compression?

Our eyes are bad at perceiving color. They are better at seeing changes in brightness. Also, they are bad at seeing high-frequency changes in texture. JPEG Compression algorithm takes advantage of these facts to store images in a fraction of the original file size.

How to extract the high-frequency components?

Discrete Cosine Transform (DCT!!)



What is DCT?


Discrete Cosine Transform extracts the high-frequency components.

Or DCT = Separate What's Important from What's Not

For every 8x8 block in the image, we compute its DCT coefficients. We get a resultant 8x8 matrix.

The entries in this matrix represent the amount of respective images (see figure) in the original image. The figure shows the 64 basis vectors of any 8x8 image.

Adding the images on the right weighted by the computed coefficients gives us the original 8x8 block



Where does the compression happen?

The compression happens when we divide the DCT coefficients obtained by a standard quantization table.

For example:

		DCT	Coef	ficie	nts			I		Quan	tizat	ion T	able			1		Qı	uantiz	zed Co	effic	ients	;	
586	119	 38	-18	-8	-2	0	0	 16	 11	10	16	24	40	51	61		37	11	4	-1	0	0	0	0
41	23	-82	-31	-10	-5	-5	0	12	12	14	19	26	58	60	55		3	2	-6	-2	0	0	0	0
-9	-68	5	5	10	-2	7	3	14	13	16	24	40	57	69	56	\perp	-1	-5	0	0	0	0	0	0
-5	21	-8	1	3	-9	11	-2	14	17	22	29	51	87	80	62	\perp	0	1	0	0	0	0	0	0
0	-9	-5	1	-2	6	5	0	18	22	37	56	68	109	103	77	\perp	0	0	0	0	0	0	0	0
1	2	0	-2	3	-1	2	-5	24	35	55	64	81	104	113	92		0	0	0	0	0	0	0	0
0	-2	-1	2	1	6	3	-1	49	64	78	87	103	121	120	101	T	0	0	0	0	0	0	0	0
-1	0	3	-3	-2	0	1	-1	72	92	95	98	112	100	103	99	T	0	0	0	0	0	0	0	0

As seen in the figure, the high frequency DCT coefficients (bottom right) become zero.

Another approach for compression?

Choose the top k x k elements and set others to zero. In this way only the prominent coefficients (dc and low frequency) are retained, while others are set to zero. This is a harsher quantization. This results in visually worse images.

DCT Coefficients							Top kxk (k=5)									
586	119	 38	-18	-8	-2	0	0		586	119	38	-18	-8	0	0	0
41	23	-82	-31	-10	-5	-5	0		41	23	-82	-31	-10	0	0	0
-9	-68	5	5	10	-2	7	3		-9	-68	5	5	10	0	0	0
-5	21	-8	1	3	-9	11	-2		-5	21	-8	1	3	0	0	0
0	-9	-5	1	-2	6	5	0		0	-9	-5	1	-2	0	0	0
1	2	0	-2	3	-1	2	-5		0	0	0	0	0	0	0	0
0	-2	-1	2	1	6	3	-1		0	0	0	0	0	0	0	0
-1	0	3	-3	-2	0	1	-1		0	0	0	0	0	0	0	0

Block Diagram of Our Approach





Image Receiving:


The imrx.v module receives serial data (UART) and stores it in memory. It uses oversampling for better accuracy and stores each received byte at a new memory address.



```
Baud Rate Counter
counter <= counter + 1;
if (counter >= div_counter - 1) counter <= 0;
→ Generates ticks at 4× the band rate (for
oversampling).
Sampling
samplecounter <= samplecounter + 1;
if (samplecounter == mid_sample - 1) shift <= 1;
→ Data is Sampled at bit midpoint
Bit Shifting
if (shift) rxshiftreg <= {RxD, rxshiftreg[9:1]};
→ When the midpoint of a bit is reached, it shifts in
the RxD value into a 10-bit shift register (rxshiftreg)
Bit Counting
if (bitcounter == div_bit - 1)
→ 10 bits received (start + 8 data + stop)
Data Storage
din <= rxshiftreg[8:1];
wea <= 1;
addr1 \le addr1 + 1;
→ Save byte to memory
Reception Complete
ImRxComplete <= (addr1 >= 16383);
→ All data received
```


Image Transmitting:


UART transmitter module (imtx.v) that reads bytes from memory (dout_tx), and sends them over a serial output (TxD) using UART protocol (start bit, 8 data bits, stop bit = 10 bits total).




 $T \times D = 1$

DCT Top






Matrix Multiplication



stay here

Matrix Multiplication



 $\begin{bmatrix} a_{i1} & a_{i2} & \dots & a_{i8} \end{bmatrix}$ Multiply each a_{ik} accum[i][j] b_{1j} b_{2j} \vdots b_{8j}


Sum over k

Dot products are accumulated over k


We use DSP slices for multiplication For the entire module slow clock is used

Note: Multiplying two Q11.5 numbers yields a Q22.10 result.

Quantization




FPGA Implementation:



Hardware Utilization Report


Quantizer Off

Resource	Utilization	Available	Utilization %
LUT	11080	20800	53.27
FF	9849	41600	23.68
BRAM	12.50	50	25.00
DSP	76	90	84.44
10	16	106	15.09



Quantizer On

Resource	Utilization	Available	Utilization %
LUT	10845	20800	52.14
FF	8790	41600	21.13
BRAM	12.50	50	25.00
DSP	76	90	84.44
10	16	106	15.09



Demonstration (No quantization)





Input Image

Output Reconstructed Image PSNR = 40.55 dB

Demonstration (Top kxk) for k = 3, 4



Input Image





PSNR = 28.9 dB PSNR = 31.8 dB

Demonstration (Powers of 2 quantization table)



Input Image



Output Reconstructed Image
PSNR = 14.6 dB

Compression Ratio = (output bits / input bits)

Input: 8-bit 128 x 128 image

No quantization:

Output 16 bit 128x128 coefficients → compression ratio = 2 (not a compression)

Top kxk

Output 16 bit k x k x 256 coefficients \rightarrow compression ratio = k x k / 32 For k = 4, we have a compression ratio of 0.5

Quantization in powers of 2


Output 16 bits approx 25 x 256 coefficients → compression ratio = 0.78

Demonstration Video



https://youtu.be/vg_AMidRVCo

Presentation Video



https://youtu.be/ Ano39 kA1w

THANK YOU

Discrete Cosine Sabha

Jaskirat Singh Maskeen (23110146)

Nishchay Bhutoria (23110222)

Romit Mohane (23110279)

Soham Gaonkar (23110314)



Indian Institue of Technology Gandhinagar Palaj, Gujarat - 382355