

Floating Point Arithmetic

Daniel-Peter Reckerth Group 30434

Contents

1. Int	troduction	3
1.1	Context	3
1.2	Specification	3
1.3	Objectives	3
2. An	nalysis and Design	4
2.1	Theoretical Background	4
2.2	Addition and Subtraction Algorithms	5
3. Implementation		7
4. Test and results		12
5. Conclusions		14
6. Bibliography		15

1. Introduction

1.1 Context

This project aims at designing and implementing an arithmetic logic unit (ALU) system which implements the arithmetical operations – addition and subtraction – of single-precision floating point format numbers.

It can be further used in problems regarding floating point operations or implemented in a higher component as basic operations, consequently used in different applications. It can be also integrated in any sort of microprocessor unit which benefits from this kind of operations.

1.2 Specification

Floating point numbers and arithmetic use real numbers as approximation to support a tradeoff between range and precision. As the name implies, *floating point* means that a number's radix point (decimal/binary point) can be placed anywhere relative to the significant digits of the numbers.

The designing phase will take into account the conceptual and logical representation of the system, i.e. correctness of operations. The implementation and simulation will be achieved in an IDE, in Xilinx environment and thereafter implemented on a Basys3 FPGA board.

Capabilities comprises correctly representation of the IEEE 754 single-precision binary floating-point format (binary32), and operations, namely addition and subtraction of such numbers (e.g. two 32-bit floating point numbers).

1.3 Objectives

Designing, simulating and implementing this application and testing it on different input test cases.

Study, design and implement methods of performing addition and subtraction. Compare and decide upon the best representation of the numbers: decimal radix with 7-digit precision. Define and decide how to implement and represent the numbers in the Xilinx environment.


Simulate the project, verify the results of the testing cases and then implement it on a Basys3 FPGA board.

2. Analysis and Design

2.1 Theoretical Background

As we work with single-precision binary floating point format, we will present here the IEEE754 standard for floating-point numbers, as a technical standard. It addresses many problems found in different floating-point implementations in order to make everything more reliable and portably.

The floating-point number are represent using a short format on 4 Bytes (32-bits). The layout for this is the following.



Where:

- bit 32 (1 bit): sign bit (S)
- bits 30-23 (8 bits): exponent magnitude of the number (E)
- bits 22-0 (23 bits): mantissa / fraction / significand (M)

The sign bit can be 0/1 (positive/negative number). It denotes the sign of the significand.

The exponent is a fixed number of bits (8) ranging from 0 to 255. It is represented using excess-n notation. This means that a number called *characteristic / biased exponent* is stored instead of the exponent itself. And it is calculated by adding $127 (07F_{16})$ to the exponent. Biasing is done because exponents have to be signed values in order to be able to represent both very large and very small values. For single-precision number therefore the exponent is stored in range 1...254 and interpreted by subtracting the bias for an 8-bit exponent (127) to get an exponent in the range -126 ... +127.

The significand includes 23 bits to the right of the binary point and an implicit leading bit, with value 1. The total precision is 24 bits. The mantissa is calculated by first normalizing the number: NO = 1, <mantissa_digits> · 2^{exponent}

The real value is computed as follows:

$$(-1)^{sign} \cdot (1, < mantissa\ digits >) \cdot 2^{exponent}$$

In our case:

```
    Sign = 0
    Exponent = 1000110 (B) = 134 (D)
        Biased exponent = 134 - 127 = 7
    Mantissa = 0000100001100110011 (B)
    Number = (-1)<sup>8</sup> · (1,00001000011001100...) · 2<sup>7</sup> = 10000100.001100110011 (B) =
        132.1999969482421875 ≅ 132.2
```

2.2 Addition and Subtraction Algorithms

Both operations are complex when working with floating-point numbers. The mantissas must be taken care of, pre-processed so that the exponents are equal.

The addition and subtraction of two floating-point numbers implies that the mantissas must be aligned. Thereafter the exponents must be compared deciding which number is larger. If the difference of exponents is slight, then the number with the smaller exponent may be larger if the mantissas are not normalized, resulting in reduced precision.

We will present a general algorithm for addition, applied similar to subtraction.

```
1) load the operands
2) compare exponents
  • case1: e_x = e_y
     ■ add mantissas (Mx+My) - step 3)
     copy exponent
  • case2: e_x > e_y and (d=e_x-e_y) < \# of mantissas bits
     ■ mantissa My aligned by right-shifting with d
  • case3: e_x >> e_y (Y too small) and (d=e_x-e_y) >= \# of mantissas bits
     ■ copy X in result
     ■ go to 4)
  • case4: e_x < e_y and (d=e_y-e_x) < \# of mantissas bits
     ■ mantissa Mx aligned by right-shifting with d
     ■ add mantissas (Mx+My)
     case5: e_x \ll e_y (X too small) and (d=e_y-e_x) >= \# of mantissas bits
     ■ copy Y in result
     ■ go to 4)
3) add mantissas
4) realign result if necessary
   right/left-shift the resulting mantissas until the integer part is 0 and
   the 1st bit after the decimal point is 1
   increment or decrement the exponent in accordance with the shifting
```


As we can notice the algorithm is straightforward. Its core is based on the compare cases of the exponents of the two floating-point numbers. By << and >> we refer to a very small number which is rounded up and when added or subtracted does not change the result.

If both exponents are equal than we simply add the mantissas and copy one of the exponents.

However, if the exponent of the first number is larger than the second exponent and of course the second number is not very small (the exponent's difference is smaller than 23-bit mantissa) than we have to align the second number's mantissa by right-shifting with the difference than the mantissas are added. If the second number is too small, we simply declare the first number to be the result.


If the opposite case is true, i.e. the exponent of the first number is smaller than the second exponent and the first number is not too small, than we have to align the first number's mantissa by right-shifting with the difference. Otherwise, we simply declare the second number as the result.

A flowchart of the algorithm is provided for better understanding.



3. Implementation

As long as implementation criteria is concerned, we started from a logical scheme of the system. Below we provide the diagram.



As it can be seen we have depicted different modules. However, the implementation per se does not use this structural model fully. We had made a comparator component but we have included the control unit logic and the actual addition and subtraction in the main block file logic.

Our system receives as inputs two 32-bit operands X, Y and outputs the result of their addition R also on 32-bit. The structure is the one mentioned before (sign, exponent, mantissa). Although we speak of subtraction this is the same as addition with negative number so it is not a real subtraction. The two inputs can have the same sign (negative or positive) or different sign. So, for both addition and subtraction we have the same situation: either we add two same-sign numbers or two different-sign numbers.

Examples are presented below:

1) No normalization needed, same sign (positive)

- the red one bit is actually the leading bit '1' which is imposed by the format, it is not included in the 23 bits of the mantissa, but need for computation
- 2) Normalization needed, same sign (positive)

3) No normalization, same sign (negative)

• as it can be seen even when both signs are '1', i.e negative same addition applies

4) Different signs

• we perform a subtraction from the greater mantissa instead of working with the 2's complement

Before presenting the actual source code, we will briefly present how the system is implemented.

The comparator receives the exponent of both numbers and outputs three different signals: EQ (equal), GT (greater than), LT (less than) with respect to X exponents. Below is the source code.

```
1
   library IEEE;
2
    use IEEE.STD LOGIC 1164.ALL;
3
    use IEEE.NUMERIC STD.ALL;
4
5
    entity cmp exp is
6
      Port (Ex: in std logic vector(8 downto 0);
7
            Ey: in std logic vector(8 downto 0);
8
            EQ: out std logic;
9
            GT: out std logic;
10
            LT: out std logic
11
            );
12
    end cmp exp;
13
    architecture Behavioral of cmp_exp is
14
15
16
    begin
17
18
        process(Ex, Ey)
19
        begin
20
           if Ex > Ey then
                GT <= '1';
21
             elsif Ex < Ey then
                LT <= '1';
2.3
24
             else
25
                 EQ <= '1';
26
            end if;
27
        end process;
28
   end Behavioral;
```

The main block is a finite state machine. We have defined the following states: waiting, align, add, normalize, output. As inputs we have declared besides the clock and the two 32-bit numbers a start and reset signal and we also have a finalise (done) signal besides the 32-bit output.

We have used internal signals in order to deconstruct the input. We have three 1-bit signal for the sign of the operands (Sx, Sy, Sr), three 9-bit signals for exponents (Ex, Ey, Er) and 25-bit signals for the mantissas (Mx, My, Mr). For the exponents we needed an additional bit in order to perform arithmetic and for the mantissas we needed two additional bits: one for the carry out of the arithmetic operation and one to prepend the leading bit '1'.

We instantiated the comparator for the exponent and we have internal signals for the outputs of the comparator.

In the main process we have declared a variable d which is used to hold the difference between the exponents as stated in the algorithm. Also, we have two variable case3, case5 (flags) to signals when these cases were reached.

In the WAITING state if the start signal is high, we deconstruct both X, Y into sign, exponent mantissa. The ALIGN state is the actual flowchart of dealing with the mantissa shifting operations. Based on the outputs of the comparator and the dimensions of d we decide in which case we are and we perform the corresponding actions. The ADD state deals with the actual addition or subtraction. If the signs are the same then we add the mantissas, else we see which mantissa is greater and subtract from it the other one. The NORMALIZE state checks if something needs to be normalized. If we have a carry we right-shift, if not and the 23rd bit is low we have

to left-shift until the leading '1' appears. The exponents are incremented or decremented accordingly. In the OUTPUT state we simply build our output R. Below is the source code.

library IEEE;

```
use IEEE.STD LOGIC 1164.ALL;
    use IEEE.NUMERIC STD.ALL;
   entity FPU is
 6
     Port (clk: in std_logic;
            rst: in std logic;
            start: in std logic;
           X: in std logic vector(31 downto 0);
10
           Y: in std_logic_vector(31 downto 0);
                  out std_logic_vector(31 downto 0);
11
           R:
            done: out std logic
12
           );
13
14 | end FPU;
15
16
    architecture Behavioral of FPU is
17
18 type state type is (WAITING, ALIGN, ADD, NORMALIZE, OUTPUT);
19 signal state: state_type := WAITING;
20
21
    signal Sx, Sy, Sr: std_logic;
22
    signal Ex, Ey, Er: std_logic_vector(8 downto 0);
23
    signal Mx, My, Mr: std logic vector(24 downto 0);
24
25
    component cmp exp is
26
     Port (Ex: in std logic vector(8 downto 0);
27
           Ey: in std logic vector(8 downto 0);
28
           EQ: out std_logic;
29
            GT: out std logic;
30
            LT: out std_logic
31
           );
32 | end component;
33
34
    signal expEQ, expGT, expLT: std logic;
35
37
        exponent comp: cmp exp port map(Ex => Ex, Ey => Ey, EQ => expEQ, GT => expGT, LT => expLT);
39
       process(clk, rst)
41
            variable d: signed(8 downto 0);
            variable case3, case5: std logic := '0';
42
43
       begin
           if rst = '1' then
44
45
                state <= WAITING;
                done <= '0';
46
47
            elsif rising_edge(clk) then
48
               case state is
49
                    when WAITING =>
50
                        if start = '1' then
51
                            sx <= X(31);
52
                            s_{V} <= Y(31);
                            Mx <= "01" & X(22 downto 0);
                            My <= "01" & Y(22 downto 0);
54
                            Ex <= '0' & X(30 downto 23);
                            Ey <= '0' & Y(30 downto 23);
56
                            state <= ALIGN;
58
                        else
                            state <= WAITING;
60
                        end if:
61
                    when ALIGN =>
62
                        if expGT = '1' then
63
                            d := signed(Ex) - signed(Ey);
64
                            if d < 23 then
65
                                Er <= Ex:
                                My <= std_logic_vector(shift_right(unsigned(My), to_integer(d)));</pre>
67
                                state <= ADD:
68
69
                                R <= X;
70
                                case3 := '1';
                                state <= OUTPUT;
71
                            end if;
                        elsif expLT = '1' then
73
                           d := signed(Ey) - signed(Ex);
```

```
75
                              if d < 23 then
  76
                                 Er <= Ey;
  77
                                  Mx <= std logic vector(shift_right(unsigned(Mx), to_integer(d)));</pre>
  78
  79
                              else
  80
                                 R <= Y;
  81
                                  case5 := '1';
                                 state <= OUTPUT;
  82
  83
                              end if;
  84
                          else
                              Er <= Ey;
  8.5
  86
                              state <= ADD;
  87
                          end if;
  88
                      when ADD =>
  89
                          state <= NORMALIZE;</pre>
                          if (Sx xor Sy) = '0' then -- X, Y have same sign
  90
  91
                              Mr <= std_logic_vector((unsigned(Mx) + unsigned(My)));</pre>
                              sr <= sx;
  93
                          elsif (unsigned(Mx) >= unsigned(My)) then
  94
                              Mr <= std_logic_vector((unsigned(Mx) - unsigned(My)));</pre>
  95
                              sr <= sx;
  96
                          else
  97
                              Mr <= std_logic_vector((unsigned(My) - unsigned(Mx)));</pre>
  98
                              sr <= sy;
 99
                          end if;
 100
                      when NORMALIZE =>
 101
                          if unsigned(Mr) = to_unsigned(0, 25) then
 102
                              Mr <= (others => '0');
 103
                              Er <= (others => '0');
 104
                              state <= OUTPUT;
                          elsif (Mr(24) = '1') then
 105
 106
                              Mr <= '0' & Mr (24 downto 1);
 107
                              Er <= std logic vector((unsigned(Er) + 1));</pre>
 108
                              state <= OUTPUT:
                          elsif (Mr(23) = '0') then
 109
 110
                              Mr <= Mr(23 downto 0) & '0';
111
                              Er <= std logic_vector((unsigned(Er) - 1));</pre>
112
                                   state <= NORMALIZE;</pre>
113
                              else
114
                                  state <= OUTPUT;
115
                              end if;
                          when OUTPUT =>
116
117
                              if (case3 = '0' and case5 = '0') then
118
                                  R(31) <= Sr;
119
                                   R(30 downto 23) <= Er(7 downto 0);
120
                                   R(22 downto 0) <= Mr(22 downto 0);
121
                                   done <= '1';
122
                              else
123
                                   done <= '1';
124
                              end if;
125
126
                              if start = '0' then
127
                                  done <= '0';
128
                                   state <= WAITING;
129
                              end if;
130
                          when others => state <= WAITING;
131
                     end case;
132
                end if;
133
          end process;
134
135 end Behavioral;
136
```


4. Test and results

In order to test the above, we have created a testbench in which, in the stimulus process, we have given X, Y different values. The values are the same as in the examples presented above. Below is the source code of the testbench.

```
1 | library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 3
    use IEEE.NUMERIC STD.ALL;
    entity tb is
     -- Port ();
    end tb;
    architecture Behavioral of tb is
10
11
    component FPU is
12
     Port (clk: in std logic;
13
           rst: in std logic;
14
           start: in std logic;
15
           х:
                  in std logic vector(31 downto 0);
                 in std_logic_vector(31 downto 0);
16
           Y:
17
          R: out std_logic_vector(31 downto 0);
18
           done: out std_logic
19
           );
20
   end component;
21
22
    signal clk, rst, start, done : std logic := '0';
23
    signal X, Y, R: std_logic_vector(31 downto 0);
24
25
     constant period : time := 20 ns;
26
     shared variable end_sim: boolean := false;
27
28
     begin
29
30
        UUT: FPU port map(clk => clk, rst => rst, start => start, X => X, Y => Y, R => R, done => done);
31
32
        clk_generator: process
33
        begin
           if not end_sim then
34
               clk <= '0';
36
               wait for period / 2;
37
               clk <= '1';
               wait for period / 2;
38
39
          else wait;
40
           end if:
41
       end process clk_generator;
44
        stimulus: process
45
        begin
            -- X = 2.25 = 40100000 (H)
46
             -- Y = 134.0625 = 43061000(H)
47
             -- R = 136.3125 = 4308500 (H)
48 🖨
49
             -- OBS: no normalization
50
             start <= '0';
51
             wait for 10 * period;
52
             x <= x"40100000";
53
             Y \le x"43061000";
             start <= '1';
54
55
             wait for 200 ns;
56
             -- X = 14.3 = 4164CCCD (H)
57
             -- Y = 2.5 = 40200000 (H)
58
             -- R = 16.8 = 41866666 (H)
59
             -- OBS: normalized
60
61
             start <= '0';
62
             wait for 10 * period;
63
            X \le x"4164CCCD";
            Y <= x"40200000";
64
            start <= '1';
65 !
             wait for 200 ns;
66
```

```
67 🖨
 68
               -- X = -4.5 = C0900000 (H)
 69
               -- Y = 132.7 = 4304B333 (H)
 70
              --R = 128.2 = 43003333 (H)
              start <= '0';
 71
              wait for 10 * period;
 72
 73
              X <= x"C0900000";
 74
              Y <= x"4304B333";
 75
              start <= '1';
 76 🖯
              wait for 200 ns;
 77
 78 🖨
              -- X = +23.75 = 41BE00000 (H)
 79
              -- Y = -108.25 = C2D88000 (H)
 80
              --R = -84.5 = C2A90000(H)
              start <= '0';
 81
 82
              wait for 10 * period;
 83
              X \le x"41BE00000";
 84
              Y <= x"C2D88000";
 85
              start <= '1';
 86 🖵
              wait for 200 ns;
 87
 88 🖨
              -- X = -128.2 = C3003333 (H)
 89
              -- Y = -3.5 = C0600000 (H)
 90
               --R = -131.7 = C303B333 (H)
              start <= '0';
 91
 92
              wait for 10 * period;
              X <= x"C3003333";
 93
 94
              Y <= x"C0600000";
              start <= '1';
 95
 96 🖯
              wait for 200 ns;
 97
 98 🗇
              wait for 200 ns;
99
              end sim := true;
100
              wait;
101
          end process;
102
103
      end Behavioral;
```

Running the following testbench should produce the same result as described in the comments or as presented in the examples in chapter three (above). Here are the simulation results:



5. Conclusions

This project's goal of creating an adder for single precision floating point number was achieved. It was a good opportunity to learn more about how floating-point numbers are stored and how are the arithmetic operations performed on them.

This project can be further improved by implementing it on a real FPGA board in order to be physically tested. Also, different modules can be created in order to make the code more structural. Furthermore, multiplication, division, and other logical operation operations can be included, resulting in a more functional floating-point FPU.

6. Bibliography

- online resources (websites, articles, documents ..)
 - o https://en.wikipedia.org/wiki/Floating-point arithmetic
 - o https://en.wikipedia.org/wiki/Single-precision floating-point format
 - o https://www.cs.uaf.edu/2000/fall/cs301/notes/node51.html
- books, papers, guides
 - o UTCN-AC Structure of Computer Systems Laboratory Guide
 - o Course slides of SCS (prof. Gheorghe Sebestyen) ALU course
 - o Floating Point course notes Auckland CS