Enhanced Verilog AXI configuration options.

Added Verilog configuration options for masking the AXI cache options and enabling AXI-3 style support for the write ID signal.