TOP		
	soc_test_lib	

## soc\_tb uvm\_config\_int::set(this, "\*wb\*", "num\_ uvm\_config\_int::set(this, "\*wb\*", "num\_ uvm\_config\_int::set(this, "\*spi\*", "enab uvm\_config\_int::set(this, "\*spi\*", "enab uvm\_config\_int::set(this, "\*i2c\*", "num\_

soc\_ver arch Spi12\_i2c

mailbox #(int) comp\_mbox;
uvm\_config\_db#(mailbox#(int))::set(this, "soc\_mcseqr.main\_phase
uvm\_config\_db#(mailbox#(int))::set(this," soc\_refenv.scb", "comp\_
slaves", 0);

ple\_master", 0); ple\_slave", 1);

masters", 0);





base test other tests soc\_mcseq\_lib spi1\_toggle\_seq wait\_for\_comparisc spi1\_write\_seq wait\_for\_compariso spi1\_read\_seq wait\_for\_comparisc task wait\_for\_comparison(int expected mailbox #(int) comp\_mbox; // Get the mailbox if (!uvm\_config\_db#(mailbox#(int))::g 'uvm\_fatal("SEQ", "Failed to get cor // Polling loop: check mailbox size ev while (comp\_mbox.num() < expected #1ns; end 'uvm\_info("SEQ", \$sformatf("Reache expected\_comp, cor endtask

```
hw top dut();
                                                                spi vif config::set(null,"*tb.spienv1.*","vif",dut.in spi1);
                                                                spi vif config::set(null,"*tb.spienv2.*","vif",dut.in spi2);
                                                                i2c vif config::set(null,"*.tb.i2c.*","vif", hw top.iif);
                                                                wb vif config::set(null,"*tb.wbenv.*","vif",dut.in wb);
                                                                clock and reset vif config::set(null, "*tb.clk rst env.*", "vif", dut.clk rst if);
                                                               nw top
                                                   in wb
                                                                                                                                                     in spi1
                                                                 wb_if in_wb(clock,reset):
                                                                 spi if in spi1(clock,reset,sclk,cs);
                                                                 spi if in spi2(clock,reset,sclk,cs);
on(3)
                                                                 i2c if in i2c (.clk(clock), .rst n(reset));
on(1)
                                                               top rv32i soc DUT (
                                     clock and reset if
                                                                                                                                                     in spi2
                                                                .CLK PAD (clock),
on(1)
                                                                .RESET N PAD (reset),
                                                                .O UART TX PAD (o uart tx pad),
                                                                .I UART RX PAD (i uart rx pad).
                                                                .IO_DATA_PAD (gpio_pads)
jet(null, get_full_name(), "comp_mbox", comp_mbox))
                                                               clock and reset if clk rst if (
                                                                  .clock(clock),
                                                   clkgen
                                                                                                                                                      in i2c
                                                                  .reset(),
d comp) begin
                                                                  .run clock(run clock),
                                                                  .clock period(clock period)
ed expected %0d comparisons (mailbox size: %0d)",
>mp_mbox.num()), UVM_MEDIUM);
                                                                 clkgen clkgen (
                                                                  .clock(clock),
                                                                  .run clock(run clock).
                                                                  .clock period(32'd10)
                                                               always @(*)begin
                                                                force DUT.u rv32i soc.wb m2s io adr = in wb.addr;
                                                                force DUT.u rv32i soc.wb m2s io dat = in wb.din;
                                                                //there is no sel signal in the interface of the wb
                                                                force DUT.u rv32i soc.wb m2s io sel = 4'b1111; // assuming all bytes selected
                                                                force DUT.u rv32i soc.wb m2s io we = in wb.we;
                                                                force DUT.u rv32i soc.wb m2s io stb = in wb.stb;
                                                                force DUT.u rv32i soc.wb m2s io cyc = in wb.cyc;
                                                                force DUT.u rv32i soc.i flash miso=in spi1.miso;
                                                                force DUT.u rv32i soc.i miso=in spi2.miso;
                                                               end
                                                                 assign in wb.ack = DUT.u rv32i soc.wb s2m io ack;
                                                                 assign in wb.dout =DUT.u rv32i soc.wb s2m io dat;
                                                                 assign in spi1.cs=DUT.u rv32i soc.o flash cs n;
```

```
uvm config int::set(this, "*i2c*", "num
  wbenv = wb env::type id::create("wbe
  spienv1 = spi env::type id::create("sp
  spienv2 = spi env::type id::create("sp
  i2cenv = i2c env::type id::create("i2ce
  clk rst env = clock and reset env::ty
  soc refenv = soc ref env::type id::cre
  soc mcseqr = soc mcsequencer::type
soc mcsegr.wb segr = wbenv.masters[(
soc mcsegr.spi1 s segr = spienv1.slav
soc mcseqr.spi2 s seqr = spienv2.slav
soc mcsegr.i2c segr= i2cenv.slaves[0].s
soc mcsequencer
 wb master sequencer wb seqr;
 spi slave sequencer spi1 s seqr;
 spi slave sequencer spi2 s seqr;
 i2c slave sequencer i2c seqr;
     wb env
```

```
masters[i] = wb_master_agent::type_id::create

wb_master_agent


monitor = wb_master_monitor::
```

wb master monitor


uvm analys


```
_slaves", 1);
env", this);
                                                                                                                                                                   wbenv.masters[0].monitor.item_collected_port.connect(soc_re
ienv1", this);
                                                                                                                                                                   spienv.slave agent[0].mon.spi out.connect(soc refenv.scb.s
ienv2 ", this);
                                                                                                               ed to add the spi2 seg
                                                                                                                                                                   spienv.slave agent[1].mon.spi out.connect(soc refenv.scb.s
                                                                                                                 to the mosea
                                                                                                                                                                   i2cenv.slaves[0].monitor. i2c analysis port.connect(soc refe
env ", this);
/pe id::create("clk_rst_env", this);
                                                                                                soc ref env
                                                                                                scb = soc scb::type id::create("scb", this);
eate("soc refenv", this);
                                                                                                                                                                                                   wb_ref.wb2scbspi1_port.connect(scb.spi1ref);
                                                                                                wb ref = wb ref model::type id::create("wb ref", this);
e_id::create("soc_mcseqr", this);
                                                                                                                                                                                                   wb ref.wb2scbspi2 port.connect(scb.spi2ref in
                                                                                                spiref model1 = wb x spi module::type id::create("spiref model1", this);
                                                                                                                                                                                                   wb ref.wb2scbi2c port.connect(scb.i2cref in);
                                                                                                spiref model2 = wb x spi module::type id::create("spiref model2", this);
                                                                                                                                                                                                   wb ref.wb2spi1ref port.connect(spiref model1.)
                                                                                                i2cref_model = i2c_module ::type_id::create("i2cref_model", this);
                                                                                                                                                                                                   wb ref.wb2spi2ref port.connect(spiref model2.)
                                                                                                                                                                                                   wb2i2cref port.connect(i2cref model.wb in);
0].sequencer;
e_agent.seqr;
'e_agent.seqr;
                                                                                                                        need to change to
sequencer;
                                                                                                        wb ref model
                                                                                                                                                                                                      wb_x_spi_module
                                                                                                                                  uvm_analysis_port #(wb_transaction) wb2scbspi1_port;
                                                                                                                                  uvm analysis_port #(wb_transaction) wb2scbspi2_port;
                                                                                                                                  uvm_analysis_port #(wb_transaction) wb2scbi2c_port;
                                                                                                                                                                                                             uvm_analysis_imp_decl(_wb)
                                                                                                                                                                                                           •uvm_analysis_imp_wb#(wb_transaction, wb_x_spi_module
                                                                                                                                 uvm_analysis_port #(wb_transaction) wb2spi1ref_port;
                                                                                                                                  uvm_analysis_port #(wb_transaction) wb2spi2ref_port;
                                                                                                                                  uvm_analysis_port #(wb_transaction) wb2i2cref_port;  
                                                                                                          uvm analysis imp decl( wb)
                                                                                                                                                                                                             get functions
                                                                                                         uvm_analysis_imp_wb#(wb_transaction, wb_ref_model) wb_in
                                                                                                                                                                                                         example func getreg1()
                                                                                                         void write wb(wb transaction tr);
                                                                                                                                                                                                         example func getreg2()
                                                                                                                                                                                                         example func getreg3()
                                                                                                          // SPI 1: 0x20000200 - 0x2000027F
                                                                                                          if (tr.addr >= 32'h20000200 && tr.addr <= 32'h2000027F) begin
                                                                                                          wb2spi1ref_port.write(tr);
                                                                                                          wb2scbspi1_port.write(tr);
:(inst_name, this);
                                                                                                                                                                                                      wb_x_spi_module
                                                                                                          // SPI 2: 0x20000280 - 0x200002FF
                                                                                                                                                                                                       uvm_analysis_imp_decl(_wb)
                                                                                                                                                                                                      uvm_analysis_imp_wb#(wb_transaction, wb_x_spi_module) wb_in
                                                                                                          else if (tr.addr >= 32'h20000280 && tr.addr <= 32'h200002FF) begin
                                                                                                          wb2spi2ref_port.write(tr);
                                                                                                          wb2scbspi2_port.write(tr);
                                                                                                                                                                                                            get functions
                                                                                                          // UART: 0x20000000 - 0x200000FF
                                                                                                                                                                                                         example func getreg1()
                                                                                                          else if (tr.addr >= 32'h20000000 && tr.addr <= 32'h200000FF) begin
:type_id::create("monitor", this);
                                                                                                          // wb2uartref_port.write(tr);
                                                                                                                                                                                                         example func getreg2()
                                                                                                          // wb2scb_port.write(tr);
                                                                                                          // GPIO: 0x20000100 - 0x200001FF
                                                                                                          else if (tr.addr >= 32'h20000100 && tr.addr <= 32'h200001FF) begin
is_port #(wb_transaction) item_collected_port;
                                                                                                                                                                                                      wb x i2c ref model
```


```
refenv.wb_ref.wb_in);
spi_in1);
pi_in2);
nv.scb.i2c_in);
                                                                                                                                                                         spi_env
                                                                                                                                                                               slave_agent = spi_slave_agent::type_id::create("slave_agent", this);
wb in);
wb_in);
                                                                                                                                                                                   slave_agent
                                                                                                                                                                                      mon = spi_slave_monitor::type_id::create("mon",this);
                                                                                                                                                                                                       spi_slave_monitor
                                               soc_scb
                                                                                                                                                                                                          → uvm_analysis_port#(spi_transaction) spi_out;
                                                   `uvm_analysis_imp_decl(_spi1ref)
e) wb in;
                                                  uvm_analysis_imp_spi1ref#(wb_transaction, soc_scb) spi1ref_in;
                                                   `uvm_analysis_imp_decl(_spi2ref)
                                                   uvm_analysis_imp_spi2ref#(wb_transaction, soc_scb) spi2ref_in;
                                                   `uvm_analysis_imp_decl(_i2c)
                                                  uvm_analysis_imp_i2cref#(wb_transaction, soc_scb) i2cref_in;
                                                                                        `uvm_analysis_imp_decl(_spi1)
                                                                                        uvm_analysis_imp_spi1#(spi_transaction, soc_scb) spi_in1;
                                                                                        `uvm_analysis_imp_decl(_spi2)
                                                                                        uvm_analysis_imp_spi1#(spi_transaction, soc_scb) spi_in2;
                                                                                          `uvm_analysis_imp_decl(_i2c)
                                                    spiref_model1 spi1
                                                                                          uvm_analysis_imp_i2c#(spi_transaction, soc_scb) i2c_in;
                                                    spi1.getreg1();
                                                                            mailbox #(int) comp_mbox;
                                                    spiref_model2 spi2
                                                                            int numOfComp = 0;
                                                                                                                                                                        spi_env
                                                    spi2.getreg1();
                                                                                                                                                                               slave_agent = spi_slave_agent::type_id::create("slave_agent", this);
                                                                            if (!uvm_config_db#(mailbox#(int))::get(this, "", "comp_mbox", comp_mbox))
                                                                               `uvm_fatal("SCB", "Failed to get comp_mbox");
                                                    i2cref_model i2c
                                                    i2c.getreg1();
                                                                              comp_mbox.put(numOfComp);
                                                                                                                                                                                          slave_agent
                                                                                                                                                                                            mon = spi_slave_monitor::type_id::create("mon",this);
```



```
assign in spi1.sclk=DUT.u rv32i soc.o flash sclk;
 assign in spi2.cs=DUT.u rv32i soc.o cs n;
assign in spi2.sclk=DUT.u rv32i soc.o sclk;
assign in spi1.mosi=DUT.u rv32i soc.o flash mosi;
assign in spi2.mosi=DUT.u rv32i soc.o mosi;
                                       // GPIO 2 - SPI2 SCK
assign in spi2.sclk = gpio pads[5];
assign in spi2.miso = gpio pads[4];
                                       // GPIO 1 - SPI2 MISO
assign gpio pads[3] = in spi2.mosi;
                                       // GPIO 0 - SPI2 MOSI
assign in spi2.cs = gpio pads[6]:
                                      // GPIO 3 - SPI2 SS0
                                       // GPIO 10 - SPI1 SCK
assign in spi1.sclk = gpio pads[46];
assign in spi1.miso = gpio pads[45];
                                       // GPIO 9 - SPI1 MISO
assign gpio pads[44] = in spi1.mosi;
                                        // GPIO 8 - SPI1 MOSI
                                       // GPIO 11 - SPI1 SS0
assign in spi1.cs = gpio pads[43];
assign gpio pads[39] = scl padoen oe ? 1'bz : scl pad o; // SCL open-drain
assign gpio pads[38] = sda padoen oe ? 1'bz : sda pad o; // SDA open-drain
assign iif.scl = gpio pads[39]; // SCL input sampling from pad
assign iif.sda = gpio_pads[38]: // SDA input sampling from pad
// Optional: pullups if not already externally on the board
pullup p1(qpio pads[39]);
pullup p2(gpio pads[38]);
```







```
// wb2scb_port.write(tr);
                                                                                                                                ___uvm_analysis_imp_decl(_wb)
uvm_analysis_imp_wb#(wb_transaction, wb_x_i2c_ref_mode
 // I2C: 0x20000300 - 0x200003FF
 else if (tr.addr >= 32'h20000300 && tr.addr <= 32'h200003FF) begin
  wb2i2cref_port.write(tr);
                                                                                                                                     get functions
 wb2scbi2c_port.write(tr);
                                                                                                                                 example func getreg1()
                                                                                                                                 example func getreg2()
 // PTC (PWM): 0x20000400 - 0x200004FF
                                                                                                                                 example func getreg3()
 else if (tr.addr >= 32'h20000400 && tr.addr <= 32'h200004FF) begin
  //wb2ptcref_port.write(tr);
  //wb2scb port.write(tr);
 end
endfunction: write_wb
```



