

soc\_tb


```
uvm_config_int::set(this, "*wb*", "num_masters", 1);
uvm_config_int::set(this, "*wb*", "num_slaves", 0);
uvm_config_int::set(this, "*spi*", "enable_master", 0);
uvm_config_int::set(this, "*spi*", "enable_slave", 1);

spienv = spi_env::type_id::create("spienv", this);

wbenv = wb_env::type_id::create("wbenv", this);
clk_rst_env = clock_and_reset_env::type_id::create("clk_rst_env", this);
soc_refenv = soc_ref_env::type_id::create("soc_refenv", this);
soc_mcseqr = soc_mcsequencer::type_id::create("soc_mcseqr", this);

soc_mcseqr.wb_seqr = wbenv.masters[0].sequencer;
soc_mcseqr.spi_s_seqr = spienv.slave_agent.seqr;

wbenv.masters[0].monitor.item_collected_port.connect(soc_refenv.wb_ref.wb_in);
spienv.slave_agent.mon.spi_out.connect(soc_refenv.scb.spi_in1);
```





soc\_ver arch  
Spi1+Spi2

TOP

```
hw_top dut();

spi_vif_config::set(null,"tb spienv slave_agent[0]","vif" dut.in_spi1);
spi_vif_config::set(null,"tb spienv slave_agent[1]","vif" dut.in_spi2);

wb_vif_config::set(null,"tb wbenv","vif" dut.in_wb);
clock_and_reset_vif_config::set(null, "tb clk_rst_env","vif", dut.clk_rst_if);
```



soc\_tb

```
uvm_config_int::set(this, "wb", "num_masters", 1);
uvm_config_int::set(this, "wb", "num_slaves", 0);
uvm_config_int::set(this, "spi", "enable_master", 0);
uvm_config_int::set(this, "spi", "enable_slave", 2);

spienv = spi_env::type_id::create("spienv", this);

wbenv = wb_env::type_id::create("wbenv", this);
clk_rst_env = clock_and_reset_env::type_id::create("clk_rst_env", this);
soc_refenv = soc_ref_env::type_id::create("soc_refenv", this);
soc_mcseqr = soc_mcsequencer::type_id::create("soc_mcseqr", this);
```

```
soc_mcseqr.wb_seqr = wbenv.masters[0].sequencer;
soc_mcseqr.spi1_s_seqr = spienv.slave_agent[0].seqr;
soc_mcseqr.spi2_s_seqr = spienv.slave_agent[1].seqr;
```

soc\_mcsequencer

```
wb_master_sequencer wb_seqr;
spi_slave_sequencer spi1_s_seqr;
spi_slave_sequencer spi2_s_seqr;
```

wb\_env

```
masters[] = wb_master_agent::type_id::create(inst_name, this);
```

wb\_master\_agent

```
monitor = wb_master_monitor::type_id::create("monitor", this);
```

wb\_master\_monitor

```
uvm_analysis_port #(wb_transaction) item_collected_port;
```

need to add the spi2\_seqr  
to the mcseqr

soc\_ref\_env

```
scb = soc_scb::type_id::create("scb", this);
wb_ref = wb_ref_model::type_id::create("wb_ref", this);
spiref_model1 = wb_x_spi_module::type_id::create("spiref_model1", this);
spiref_model2 = wb_x_spi_module::type_id::create("spiref_model2", this);

wb_ref.wb2scb_port.connect(scb.wb_in);
wb_ref.wb2spi1ref_port.connect(spiref_model1.wb_in);
wb_ref.wb2spi2ref_port.connect(spiref_model2.wb_in);
```

need to change to:  
wb\_ref.ref\_model

```
uvm_analysis_port #(wb_transaction) wb2scb_port;
uvm_analysis_port #(wb_transaction) wb2spi1ref_port;
uvm_analysis_port #(wb_transaction) wb2spi2ref_port;
```

function void write\_wb(wb\_transaction tr);

```
if (tr.addr == 32'h00000000 && tr.addr == 32'h0000000f) begin
  // SPI_1
  wb2spi1ref_port.write(tr);
  wb2scb_port.write(tr);
end
else if (tr.addr == 32'h00000010 && tr.addr == 32'h0000001f) begin
  // SPI_2
  wb2spi2ref_port.write(tr);
  wb2scb_port.write(tr);
end
else if (tr.addr == 32'h00000020 && tr.addr == 32'h0000003f) begin
  // UART
end
endfunction write_wb
```

```
wbenv.masters[0].monitor.item_collected_port.connect(soc_refenv.wb_ref.wb_in);
spienv.slave_agent[0].mon.spi_out.connect(soc_refenv.scb.spi_in1);
spienv.slave_agent[1].mon.spi_out.connect(soc_refenv.scb.spi_in2);
```

need to change to:  
wb\_ref.ref\_model

```
uvm_analysis_port #(wb_transaction) wb2scb_port;
uvm_analysis_port #(wb_transaction) wb2spi1ref_port;
uvm_analysis_port #(wb_transaction) wb2spi2ref_port;
```

function void write\_wb(wb\_transaction tr);

```
if (tr.addr == 32'h00000000 && tr.addr == 32'h0000000f) begin
  // SPI_1
  wb2spi1ref_port.write(tr);
  wb2scb_port.write(tr);
end
else if (tr.addr == 32'h00000010 && tr.addr == 32'h0000001f) begin
  // SPI_2
  wb2spi2ref_port.write(tr);
  wb2scb_port.write(tr);
end
else if (tr.addr == 32'h00000020 && tr.addr == 32'h0000003f) begin
  // UART
end
endfunction write_wb
```

```
uvm_analysis_imp_deci(wb)
uvm_analysis_imp_wb(wb_transaction, wb_x_spi_module) wb_in;
```

get functions

```
example how getreg()
example how getreg()
```

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

example how getreg()

Inside of the spi\_env  
should be fixed to have multiple slaves

spi\_env

```
slave_agent = spi_slave_agent::type_id::create("slave_agent", this);
```

```
slave_agent[] = spi_slave_agent::type_id::create("slave_agent", this);
```

slave\_agent

```
mon = spi_slave_monitor::type_id::create("mon", this);
```

spi\_slave\_monitor

```
uvm_analysis_port #(spi_transaction) spi_out;
```

slave\_agent

```
mon = spi_slave_monitor::type_id::create("mon", this);
```

spi\_slave\_monitor

```
uvm_analysis_port #(spi_transaction) spi_out;
```



# soc\_ver Architecture Spi1+i2c

TOP

```
hw_top dut();

spi_vif_config::set(null,"tb.spienv slave_agent[0]","vif",dut.in_spi1);
i2c_vif_config::set(null,"tb.i2c","vif",hw_top.iif);

wb_vif_config::set(null,"tb.wbenv","vif",dut.in_wb);
clock_and_reset_vif_config::set(null,"tb.clk_rst_env","vif",dut.clk_rst_iif);
```



```
soc_tb    wbenv = wb_env::type_id::create("wbenv", this);

        uvm_config_int::set(this, "wb", "num_masters", 1);
        uvm_config_int::set(this, "wb", "num_slaves", 0);



        uvm_config_int::set(this, "spi", "enable_master", 0);
        uvm_config_int::set(this, "spi", "enable_slave", 1);

        uvm_config_int::set(this, "i2c", "num_masters", 0);
        uvm_config_int::set(this, "i2c", "num_slaves", 1);

        spienv = spi_env::type_id::create("spienv", this);
        i2cenv = i2c_env::type_id::create("i2cenv", this);

        clk_rst_env = clock_and_reset_env::type_id::create("clk_rst_env", this);
        soc_refenv = soc_ref_env::type_id::create("soc_refenv", this);
        soc_mcseqr = soc_mcseqr::type_id::create("soc_mcseqr", this);
```

```
soc_mcseqr.wb_seqr = wbenv.masters[0].sequencer;
soc_mcseqr.spi1_s_seqr = spienv.slave_agent.seqr;
soc_mcseqr.i2c_seqr = i2cenv.slaves[0].sequencer;
```



need to add the spi2\_slave  
to the mcseqr

```
wbenv.masters[0].monitor.item_collected_port.connect(soc_refenv.wb_ref.wb_in);
spienv.slave_agent.mon.spi_out.connect(soc_refenv.scb.spi_in1);
i2cenv.slaves[0].monitor.i2c_analysis_port.connect(soc_refenv.scb.i2c_in);
```

```
soc_ref_env
scb = soc_scb::type_id::create("scb", this);
wb_ref = wb_ref_model::type_id::create("wb_ref", this);
spiref_model = wb_x_spi_module::type_id::create("spiref_model", this);
i2cref_model = i2c_module::type_id::create("i2cref_model", this);

wb_ref.wb2scb_port.connect(scb.wb_in);
wb_ref.wb2spi1ref_port.connect(spiref_model.wb_in);
wb2i2cref_port.connect(i2cref_model.wb_in);
```

need to change to:  
wb\_ref\_ref\_model

```
uvm_analysis_port #(wb_transaction) wb2scb_port;
uvm_analysis_port #(wb_transaction) wb2spi1ref_port;
uvm_analysis_port #(wb_transaction) wb2i2cref_port;
```

uvm\_analysis\_imp\_decel\_wb

uvm\_analysis\_imp\_wb(wb\_transaction, wb\_ref\_model) wb\_in;

void write\_wb(wb\_transaction t);

```
// SPI 1: 0x20000200 - 0x200002FF
if (tr.addr == 32'h20000200 && tr.addr <= 32'h200002FF) begin
    wb2spi1ref_port.write(t);
    wb2scb_port.write(t);
end
```

```
// SPI 2: 0x20000280 - 0x200002FF
else if (tr.addr == 32'h20000280 && tr.addr <= 32'h200002FF) begin
    wb2spi2ref_port.write(t);
    wb2scb_port.write(t);
end
```




```
// UART1: 0x20000000 - 0x200000FF
else if (tr.addr == 32'h20000000 && tr.addr <= 32'h200000FF) begin
    // wb2uart1ref_port.write(t);
    // wb2scb_port.write(t);
end
```

```
// GPIO: 0x20000100 - 0x200001FF
else if (tr.addr == 32'h20000100 && tr.addr <= 32'h200001FF) begin
    //wb2i2cref_port.write(t);
    // wb2scb_port.write(t);
end
```

```
// I2C: 0x20000300 - 0x200003FF
else if (tr.addr == 32'h20000300 && tr.addr <= 32'h200003FF) begin
    wb2i2cref_port.write(t);
    wb2scb_port.write(t);
end
```

```
// PTC (PWM): 0x20000400 - 0x200004FF
else if (tr.addr == 32'h20000400 && tr.addr <= 32'h200004FF) begin
    //wb2i2cref_port.write(t);
    //wb2scb_port.write(t);
end
```

```
endfunction write_wb
```



Inside of the spi\_env  
should be fixed to have multiple slaves

