

soc\_ver arch  
Spi12\_i2c

[TOP](#)

```

hw_top, dut);

spi_vif_config: set(null, "tb.spnenv1";, "vif", dut.in_spi);
spi_vif_config: set(null, "tb.spnenv2";, "vif", dut.in_spi2);
i2c_vif_config: set(null, "tb.i2c";, "vif", hw_top.iif);

wb_vif_config: set(null, "tb.wbenv";, "vif", dut.in_wb);
clock_and_reset_vif_config: set(null, "tb.clk_rst_env";, "vif", dut.clk_rst_iif);

hw_top

wb, iif in_wb(clock, reset);
spi, iif in_spi(clock, reset, clk_cs);
spi, iif in_spi2(clock, reset, clk_cs, n);
i2c, iif in_i2c (clk(clock), _rst_n(reset));

clock_and_reset_iif

top, rv32_soc DUT (
    CLK_PAD (clock),
    RESET_N_PAD (reset),
    O_UART_TX_PAD (o_uart_tx_pad),
    O_UART_RX_PAD (o_uart_rx_pad),
    IO_DATA_PAD (gpio_pad),
);

clock_and_reset_iif clk_rst_iif (
    .clock(clock),
    .reset(),
    .run_clock(run_clock),
    .clock_period(clock_period)
);

clkgen clkgen (
    .clock(clk),
    .run_clock(run_clock),
    .clock_period(52*1010)
);

always @(*) begin
    force DUT.u_rv32i_soc.wb_m2s_io_addr = in_wb_addr;
    force DUT.u_rv32i_soc.wb_m2s_io_dat = in_wb_din;
    force DUT.u_rv32i_soc.wb_m2s_io_we = 4b1111;
    force DUT.u_rv32i_soc.wb_m2s_io_wb = in_wb_we;
    force DUT.u_rv32i_soc.wb_m2s_io_stb = in_wb_stb;
    force DUT.u_rv32i_soc.wb_m2s_io_cyc = in_wb_cyc;
    force DUT.u_rv32i_soc.i_flash_miso = in_spi1_miso;

end

assign in_wb_ack = DUT.u_rv32i_soc.wb_s2m_io_ack;
assign in_wb_dout = DUT.u_rv32i_soc.wb_s2m_io_dat;
assign cs_n = DUT.u_rv32i_soc.o_flash_cs_n;
assign sclck = DUT.u_rv32i_soc.o_flash_sclk;
assign in_spi1_mosi = DUT.u_rv32i_soc.o_flash_mosi;

assign in_spi2_sclk = gpio_pads[5]; // GPIO_2 - SPI2_SCK
assign in_spi2_miso = gpio_pads[4]; // GPIO_1 - SPI2_MISO
assign gpio_pads[5] = in_spi2_mosi; // GPIO_3 - SPI2_MOSI
assign in_spi2_cs = gpio_pads[6]; // GPIO_3 - SPI2_SS0


assign in_spi1_sclk = gpio_pads[46]; // GPIO_10 - SP1_SCK
assign in_spi1_miso = gpio_pads[45]; // GPIO_9 - SP1_MISO
assign gpio_pads[44] = in_spi1_mosi; // GPIO_8 - SP1_MOSI
assign in_spi1_cs = gpio_pads[43]; // GPIO_11 - SP1_SS0

assign gpio_pads[39] = scl_padoen_oe ? 1'bz : scl_pad.o; // SCL open-drain
assign gpio_pads[38] = sda_padoen_oe ? 1'bz : sda_pad.o; // SDA open-drain

assign iif_sda = gpio_pads[39]; // SCL input sampling from pad
assign iif_sda = gpio_pads[38]; // SDA input sampling from pad

// Optional: pullups if not already externally on the board
pullup p1(gpio_pads[39]);
pullup p2(gpio_pads[38]);

```



soc\_tb

```

uvm_config_int::set(this, "wb", "num_masters", 1);
uvm_config_int::set(this, "wb", "num_slaves", 0);

uvm_config_int::set(this, "spi", "enable_master", 0);
uvm_config_int::set(this, "spi", "enable_slave", 1);

uvm_config_int::set(this, "i2c", "num_masters", 0);
uvm_config_int::set(this, "i2c", "num_slaves", 1);

wbenv = wb_env::type_id::create("wbenv", this);

spienv1 = spi_env::type_id::create("spienv1", this);
spienv2 = spi_env::type_id::create("spienv2", this);

i2cenv = i2c_env::type_id::create("i2cenv", this);

clk_rst_env = clock_and_reset_env::type_id::create("clk_rst_env", this);
soc_refenv = soc_ref_env::type_id::create("soc_refenv", this);
soc_mscseq = soc_mscsequence_type_id::create("soc_mscseq", this);

```

```
soc_mcseqr.wb_seqr = wbenv.masters[0].sequencer;
soc_mcseqr.spi1_s_seqr = spienv1.slave_agent.seqr
soc_mcseqr.spi2_s_seqr = spienv2.slave_agent.seqr
soc_mcseqr.i2c_seqr = i2cenv.slaves[0].sequencer;
```

soc\_mcsequencer

```
wb_master_sequencer wb_sqr;
spi_slave_sequencer spi1_s_sqr ;
spi_slave_sequencer spi2_s_sqr ;
i2c_slave_sequencer i2c_sqr;
```

```
wb_env
masters[i] = wb_master_agent::type_id::create(inst_name, this);
```

```
wb_master_agent

monitor = wb_master_monitor::type_id::create("monitor", this);
```

			uvm_analysis_port #(wb_transaction) item_collected_port;
--	--	--	--

```
wbenv.masters[0].monitor.item_collected_port.connect(soc_refenv.wb_ref.wb_in);
spienv.slave_agent[0].mon.spi_out.connect(soc_refenv.scb.spi_int1);
spienv.slave_agent[1].mon.spi_out.connect(soc_refenv.scb.spi_int2);
i2cenv.slaves[0].monitor.i2c_analysis_port.connect(soc_refenv.scb.i2c_in);
```

```
soc_ref_env
scb = soc_scb::type_id::create("scb", this);
wb_ref = wb_ref_model::type_id::create("wb_ref", this);
spiref_model1 = wb_x_spi_module::type_id::create("spiref_model1", this);
spiref_model2 = wb_x_spi_module::type_id::create("spiref_model2", this);
i2cref_model = i2c_module::type_id::create("i2cref_model", this);
```

```
wb_ref.wb2scbspi1_port.connect(scb.spi1ref);
wb_ref.wb2scbspi2_port.connect(scb.spi2ref_in);
wb_ref.wb2scbi2c_port.connect(scb.i2c2ref_in);
wb_ref.wb2spi1ref_port.connect(spi1ref_model1.wb_in);
wb_ref.wb2spi2ref_port.connect(spi2ref_model2.wb_in);
wb2i2c2ref_port.connect(i2c2ref_model.wb_in);
```

The diagram illustrates the internal architecture of the `wb_ref_model`. At the top, two external inputs labeled "analysis" point to a set of analysis ports: `wb2acbp1_port`, `wb2abcp2_port`, `wb2bcip2_port`, and `wb2dcbz_port`. These ports are connected to corresponding `uvm_analysis_port` modules. Below these, there are more `uvm_analysis_port` modules for `wb2zp1r_port` and `wb2dcfcr_port`. All these analysis ports feed into a central `uvm_analysis_imp_wbRefModel` module. This module has two output ports: `uvm_analysis_imp_dest_o` and `uvm_analysis_imp_wbRefModel_transaction_o_ref_model_wb_in`.

```

write_wb_wb_transaction Y;

if SPI1 != 0x20000000 - 0x2000002F
    if SPI1 <= 3273000000 && t.addr <= 3273000002F begin
        writeb2ctrl_port.write(t);
        writeb2ctrl_port.write(t);
    end
end

if SPI2 != 0x20000000 - 0x2000002F
    else if t.addr <= 3273000000 && t.addr <= 3273000002F begin
        writeb2ctrl_port.write(t);
        writeb2ctrl_port.write(t);
    end
end

if UART0 != 0x20000000 - 0x2000000F
    else if t.addr <= 3273000000 && t.addr <= 3273000000FF begin
        writeb2ctrl_port.write(t);
        writeb2ctrl_port.write(t);
    end
end

if GPIO0 != 0x20000100 - 0x200001FF
    when t.addr <= 3273000000 && t.addr <= 3273000001FF begin
        writeb2ctrl_port.write(t);
        writeb2ctrl_port.write(t);
    end
end

if I2C0 != 0x20000300 - 0x200003FF
    else if t.addr <= 3273000000 && t.addr <= 3273000000FF begin
        writeb2ctrl_port.write(t);
        writeb2ctrl_port.write(t);
    end
end

if PTC (PWM) != 0x20000400 - 0x200004FF
    else if t.addr <= 3273000000 && t.addr <= 3273000004FF begin
        writeb2ctrl_port.write(t);
        writeb2ctrl_port.write(t);
    end
end

endfunction write_wb

```


wb\_x\_spi\_module

- uvm\_analysis\_imp\_deci(wb)

```
uvm_analysis_imp_wb(wb_transaction, wb_x_spi_module) wb_in;
```

[www.easyspi.com/boards/connected-to-analyzing-spi](http://www.easyspi.com/boards/connected-to-analyzing-spi)

get functions
example func getreg0()
example func getreg2()
example func getreg3()

```
wb_x_spi_module
  uvm_analysis_imp_deci_wb
  uvm_analysis_imp_wb1(wb_transaction, wb_x_spi_module) wb_in;

  //get functions
  example func geteg1()
  example func geteg2()
  example func geteg3()
```

The diagram illustrates a code model with a variable and a function. At the top, a box labeled `wb_x_i2c_ref_model` contains two lines of code: `wb_analysis_imp_desci(wb)` and `wb_analysis_imp_wb4(wb.transaction, wb_x_i2c_ref_model) wb_in;`. A black dot is placed on the first line of code. A line connects this dot to a box below. This box is divided into two sections: the top section, labeled `get functions`, contains three entries: `example func getreg1()`, `example func getreg2()`, and `example func getreg3()`; the bottom section is empty.

```
soc_scb
├── uvm_analysis_imp_deccl_sp1ref
│   ├── uvm_analysis_imp_sp1ref(wb_transaction, soc_scb) sp1ref.in;
│   └── uvm_analysis_imp_deccl_sp2ref
│       ├── uvm_analysis_imp_sp2ref(wb_transaction, soc_scb) sp2ref.in;
│       └── uvm_analysis_imp_deccl_2c
│           └── uvm_analysis_imp_2cref(wb_transaction, soc_scb) 2cref.in;
```

```

    spi1 = spi1;
    spi1.getreg1();
    uvm_analysis_imp_decide_i2c
    uvm_analysis_imp_i2c(spi1.transaction, soc, soc) i2c_in;

```

```

    spi2_model2 spi2
    spi2.getreg1();

```

$i2c_{ref\_model}$   $i2c$

© 2004 Blackwell Publishing Ltd *Journal of Internal Medicine* 255: 379–386

```
spi_env
    slave_agent = spi_slave_agent::type_id::create("slave_agent", this);
```

```
slave_agent
mon = spi_slave_monitor::type_id::create("mon",this);

spi_slave_monitor
    • uvm_analysis_port1(spi_transaction) spi_out;
```

```
spi_env
    slave_agent = spi_slave_agent::type_id::create("slave_agent", this);
```

```
slave_agent
mon = spi_slave_monitor::type_id::create('mon',this);

spi_slave_monitor
• uvm_analysis_port(spi_transaction) spi_out;
```

```
i2c_env
    slaves[i] = i2c_slave_agent::type_id::create(inst_name, this);
```

```

slave_agent
monitor = i2c_slave_monitor::type_id::create("monitor", this);

spi_slave_monitor
    • uvm_analysis_port #(i2c_transaction) i2c_analysis_port;

```