

soc_ver arch Spi1



soc_ver arch Spi1+Spi2



soc_ver Architecture Spi1+i2c

