HN613256P, HN613256FP

32768-word x 8-bit CMOS Mask Programmable Read Only Memory

The HN613256P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized system.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the CS and OE input, and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

■ FEATURES


- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time: 250ns
- Low Power Standby and Low Power Operation;
 Standby 5µW (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM

BLOCK DIAGRAM




(FP-54)

■ PIN ARRANGEMENT



• HN613256FP



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	
Supply Voltage*	Vcc	-0.3 to +7.0		
All Input and Output Voltage*	V_T	-0.3 to +7.0	v	
Operating Temperature Range	Topr	-20 to +75	°C	
Storage Temperature Range	Tatg	-55 to +125	°C	
Storage Temperature Range (Under Bias)	Thias	-20 to +85	°C	

^{*}With respect to VSS

TRECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage •	Vcc	4.5	5.0	5.5	v
Input Voltage*	VIL	0.3	-	0.8	٧
	Vin	2.2		Vcc	V
Operating Temperature	T.,.	- 20	_	75	·c

[♦] With respect to V_{ss}

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{V} \pm 10\%$, $V_{SS} = 0 \text{V}$, $T_a = -20 \sim +75 \,^{\circ}\text{C}$)

It	em	Symbol	Test Co	ondition	min	typ**	max	Unit
Input Voltage		V _{IH}			2.2	-	v_{cc}	V
input voltage,		V_{IL}			-0.3	-	0.8	v
Output Voltage		V _{OH}	I _{OH} = -205 μA		2.4	-	-	V
Output Voltage		VOL	$I_{OL} = 3.2 \mathrm{mA}$		-	-	0.4	V
Input Leakage C	urrent	ILI	$V_{in} = 0 \sim 5.5 \text{V}$		-	-	2.5	μA
Output Leakage Current		¹ LOH	$CS = 0.8V$, $\overline{CS} = 2.2V$	V _{out} = 2.4V	_	-	10	μА
Output Douxage	Cullon	ILOL	$V_{out} = 0.4V$		_	-	- 10 ,	μA
Supply Current Active		I _{CC} *	$V_{CC} = 5.5 \text{V}, I_{out} = 0 \text{mA}, t_{RC} = \text{min, duty} = 100\%.$		-	15	30	mA
Supply Cultent	Standby	I _{SB}	$V_{CC} = 5.5 \text{ V}, \overline{\text{CS}} \ge V_{CC}$	- 0.2V, CS ≤ 0.2V	-	1	30	μA
Input Capacitan	ce	Cin ***	$V_{in} = 0$ V, $f = 1$ MHz, T_{o}	- 25°C	_	-	10	pF
Output Capacita	nce	Cout ***	$in = UV, j = 1 \text{ MIDZ}, I_a$	1-23 C		 	15	pF

^{*} Steady state current ** V_{CC}=5V, T_a=25°C *** This parameter is sampled and not 100% tested.

AC CHARACTERISTICS (READ CYCLE)

 $(V_{cc} = 5V \pm 10\%, V_{ss} = 0V, T_{a} = -20 - +75^{\circ}C, t_{r} = t_{f} = 20 \text{ns})$


Item	Symbol	min	max	Unit
Read Cycle Time	tRC	250	_	ns
Address Access Time	tAA		250	ns
Chip Select Access Time	IACS	_	250	ns
Chip Selection to Output in Low Z	tCLZ	10	-	ns
Output Enable to Output Valid	†OE	_	100	ns
Output Enable to Output in Low Z	tolz	10	-	ns
Chip Deselection to Output in High Z	tCHZ	0	100	ns
Output Disable to Output in High Z	tonz	0	100	ns
Output Hold from Address Change	tOH	10	-	ns

[.] huz and huz defines the time at which the output achieves the open circuit


condition and is not reference to output voltage levels

TIMING WAVEFORM


• READ CYCLE (1)




• READ CYCLE (2) (Notes 1, 3)



• READ CYCLE (3) (Notes 2, 3)



AC TEST LOAD



Notes : 1. 1, -1, -20 ms

- 2. C. includes jig capacitance
- 3. All diodes are 1S2074®

- 1. Device is continuously selected.
- 2. Address Valid prior to or coincident with CS transition low.
- 3. $\overline{OE} = V_{IL}$
- 4. Input pulse level: 0.8 to 2.4V
- 5. Input and output reference level: 1.5V