
TMS4416 . . . NL PACKAGE / SMJ4416 . . . JD PACKAGE

(TOP VIEW)

- 16,384 X 4 Organization
- Single +5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)	DQ1	17 DQ4 16 CAS 15 DQ3 14 A0 13 A1
'4416-12	120 ns	70 ns	230 ns	320 ns	A5 ∐7 A4 ∏8	12   A2 11   A3
′4416-15	150 ns	80 ns	260, ns	330 ns	V <sub>DD</sub> 🗍 9	10 A7
′4416-20	200 ns	120 ns	330 ns	440 ns	- DD	۰۰۰ ص

- Available Temperature Ranges\*:
  - S...-55°C to 100°C
  - E...-40°C to 85°C
  - L...0°C to 70°C
- Long Refresh Period . . . 4 milliseconds
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
  - Operating . . . 200 mW (TYP)
  - Standby . . . 17.5 mW (TYP)
- New SMOS (Scaled-MOS) N-Channel Technology



PIN	NOMENCLATURE			
A0-A7	Address Inputs			
CAS	Column Address Strobe			
DQ1-DQ4	Data In/Data Out			
G Output Enable				
RAS	Row Address Strobe			
V <sub>DD</sub>	+5-V Supply			
VSS	Ground			
w	Write Enable			

### description

The '4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The '4416 features RAS access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single +5-V supply, reducing system power supply and decoupling requirements, and easing board layout. Ipp peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{RAS}$  in order to retain data.  $\overline{CAS}$  can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

# PRODUCT PREVIEW This document contains information on a product under

<sup>\*</sup> M temperature range (-55 °C to 125 °C) to be available in future.

The TMS4416 is offered in 18-pin plastic dual-in line and 18-pin plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The SMJ4416 is offered in 18-pin ceramic side-braze dual-in-line and 18-pin ceramic chip carrier packages. It is available in -55°C to 100°C and -40°C to 85°C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 300-mil (7.62 mm) centers.

#### operation

### address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

### write enable (W)

The read or write mode is selected through the write enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data-out will remain in the high-impedance state allowing a write cycle with  $\overline{G}$  grounded.

#### data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In delayed or read-modify-write,  $\overline{\text{G}}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

### data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series  $\underline{54}/74$  TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  and  $t_{a(E)}$  are satisified. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high impedance state. In an early-write cycle, the output is always in the high impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{GHD}$ .

### output enable (G)

The  $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will reamin in the low impedance state until  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{\text{CAS}}$  is applied, the  $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{\text{RAS}}$  causes all bits in each row to be refreshed.  $\overline{\text{CAS}}$  can remain high (inactive) for this refresh sequence to conserve power.


### page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and  $\overline{RAS}$  are applied to multiple 16K × 4 RAMs.  $\overline{CAS}$  is then decoded to select the proper RAM.

#### power-up


After power-up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

## logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 10-1.

### functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage on any pin except VDD and data out (see Note 1)	1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range: TMS'	0°C to 70°C
Operating case temperature range: SMJ' - S version	°C to 100°C
- E version	O°C to 85°C
Storage temperature range	°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

			TMS4416		
ow-level input voltage, V <sub>IL</sub> (see Note 2)	MIN	NOM	MAX	UNIT	
Supply voltage, VDD		4.5	5	5.5	V
			0		V
	Vpp = 4.5 V	2.4		4.8	l v
High-level input voltage, VIH	Vpp = 5.5 V	2.4		5.8	\ <u> </u>
Low-level input voltage. Vii (see Not		VIK		0.8	V
Operating free-air temperature, TA		0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEGT COMPLETIONS		/IS4416	-12	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	ONI
VIK	Input clamp voltage	l₁ = −15 mA, see Figure 1			-1.2	٧
VOH	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4		:	V
VOL	Low-level output voitage	loL = 4.2 mA			0.4	V
lı `	Input current (leakage)	$V_1 = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			±10	μΑ
10	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			±10	μA
<sup>I</sup> DD1	Average operating current during read or write cycle	At t <sub>C</sub> = minimum cycle			54	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5	mA
lDD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high			46	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling			46	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25\,^{\circ}$ C and nominal supply voltages.

 $<sup>^{\</sup>ddagger}V_{IL} \ge -0.6 \text{ V on all inputs.}$ 

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEGT COMPLETIONS	TN	/IS4416	-15	Τt	<b>//S4416</b>	-20	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	$I_i = -15 \text{ mA},$ see Figure 1			· - 1.2			-1.2	٧
∨он	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.4		,	2.4			٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	1		0.4			0.4	٧
t <sub>l</sub>	Input current (leakage)	$V_{\parallel} = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			± 10			± 10	μΑ
lo .	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			± 10			± 10	μΑ
IDD1	Average operating current during read or write cycle	At t <sub>C</sub> = minimum cycle		40	48		35	42	· mA
l <sub>DD2</sub> ‡	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5		3.5	5	mA
I <sub>DD3</sub>	Average refresh current	$t_{C} = minimum cycle, \ \overline{RAS} cycling, \ \overline{CAS} high$		25	. 40		21	34	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling		25	40		21	34	mA

 $<sup>^{\</sup>dagger}$ All typical values are at T<sub>A</sub> = 25 °C and nominal supply voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1\,$ MHz

		TMS	4416	
	PARAMETER	TYP <sup>†</sup>	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	. 5	7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	8	10	рF
C <sub>i(W)</sub>	Input capacitance, write enable input	8	10	. pF
C <sub>i/o</sub>	Input/output capacitance, data ports	8	10	рF

 $<sup>^{\</sup>dagger}$ All typical values are at T<sub>A</sub> =25 °C and nominal supply voltages.

 $<sup>^{\</sup>ddagger}V_{IL} \geq -0.6 \ V$  on all inputs.

# TMS4416 16,384-WORD BY 4-BIT DYNAMIC RAM

# switching characteristics over recommended supply voltage range and operating free-air temperature range

			ALT.	TMS4416-12		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		70	пѕ
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF Load = 2 Series 74 TTL gates	<sup>†</sup> RAC		120	ns
t <sub>a</sub> (G)	Access time after G low	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates			30	ns
<sup>†</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	ns
<sup>t</sup> dis(G)	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates		0	30	ns

		TEST CONDITIONS		TMS4416-15		TMS4416-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNII
t Access	Access time from CAS	C <sub>L</sub> = 100 pF,	tCAC		80		120	ns
ta(C)	Access time from CAS	Load = 2 Series 74 TTL gates	LCAC				120	
t <sub>a(R)</sub> Access time from RAS		t <sub>RLCL</sub> = MAX,						
	C <sub>L</sub> = 100 pF	<sup>t</sup> RAC	1	150	200	200	ns	
		Load = 2 Series 74 TTL gates	<u> </u>					
	Access time after G low	$C_{L} = 100 \text{ pF},$			40		50	ns
t <sub>a</sub> (G)	Access time after G low	Load = 2 Series 74 TTL gates						
	CAS high	$C_L = 100 pF$ ,	tOFF	0	30	0	40	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	Load = 2 Series 74 TTL gates	OFF	Ļ				
	Output disable time	$C_{L} = 100 \text{ pF},$		0	30	0	40	ns
tdis(G)	after G high	Load = 2 Series 74 TTL gates		1 "	. 30		-10	1,0

### timing requirements over recommended supply voltage range and operating free-air temperature range

	DADAMETED	ALT.	TMS	4416-12	
	PARAMETER	SYMBOL	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page mode cycle time	tPC	120		ns
t <sub>C(rd)</sub>	Read cycle time*	t <sub>RC</sub>	230		ns
t <sub>c</sub> (W)	Write cycle time	twc	230		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	320		ns
<sup>t</sup> w(CH)	Pulse width, CAS high (precharge time)**	tCP	40	-	ns
tw(CL)	Pulse width, CAS low <sup>†</sup>	tCAS	70	10,000	ns
tw(RH)	Pulse width RAS high (precharge time)	tRP	80		ns
tw(RL)	Pulse width, RAS low <sup>‡</sup>	tRAS	120	10,000	ns
tw(W)	Write pulse width	twp	30		ns
tt	Transition times (rise and fall) for RAS and CAS	, tŢ	3	50	ns
t <sub>su(CA)</sub>	Column address setup time	tASC	0		ns
t <sub>su(RA)</sub>	Row address setup time	†ASR	0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0	*	ns
t <sub>su(rd)</sub>	Read command setup time	tRCS	0		ns
t <sub>su(WCH)</sub>	Write command setup time before CAS high	tcWL	50		nś
t <sub>su</sub> (WRH)	Write command setup time before RAS high	tRWL	50		ns
th(CLCA)	Column address hold time after CAS low	t <sub>CAH</sub>	35		ns
th(RA)	Row address hold time	tRAH	15		ns
th(RLCA)	Column address hold time after RAS low	t <sub>AR</sub>	85		ns
th(CLD)	Data hold time after CAS low	tDH	40.	7.	ns
th(RLD)	Data hold time after RAS low	tDHR	100		ns
<sup>t</sup> h(WLD)	Data hold time after $\overline{W}$ low	<sup>t</sup> DH	30		ns
th(RHrd)	Read command hold time after RAS high	<sup>t</sup> RRH	10		ns
th(CHrd)	Read command hold time after CAS high	<sup>t</sup> RCH	0		ns
th(CLW)	Write command hold time after CAS low	tWCH	40		ns
th(RLW)	Write command hold time after RAS low	twcr	100		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	t <sub>CSH</sub>	150		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	80		ns
	Delay time, CAS low to W low	4	120		
tCLWL	(read, modify-write-cycle only) * * *	tCMD	120		ns
+	Delay time, RAS low to CAS low		20	50	ns
<sup>†</sup> RLCL	(maximum value specified only to guarantee access time)	tRCD	20	, 50	115
+	Delay time, RAS low to W low		170		no
tRLWL	(read, modify-write-cycle only)***	<sup>t</sup> RWD	]. 170		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		กร
tGHD	Delay time, G high before data applied at DQ		30		ns
t <sub>rf</sub>	Refresh time interval	†REF		4	ms

Note: All cycle times assume t<sub>t</sub> = 5 ns.

<sup>\*\*</sup> Page mode only.

<sup>\*\*\*</sup>Necessary to insure G has disabled the output buffers prior to applying data to the device.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>Su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>W(CL)</sub>.

†In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>Su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time t<sub>w(RL)</sub>.

# TMS4416 16,384-WORD BY 4-BIT DYNAMIC RAM

# timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS44	16-15	TMS4	416-20	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	CIVII
t <sub>c(P)</sub>	Page mode cycle time	tPC	140		210		ns
t <sub>C</sub> (rd)	Read cycle time*	tRC	260		330		ns
t <sub>c</sub> (W)	Write cycle time	tWC	260		330		· ns
t <sub>c</sub> (rdW)	Read-write/read-modify-write cycle time	tRWC	360		440		ns
tw(CH)	Pulse width, CAS high (precharge time)**	tCP	50		80		ns
tw(CL)	Pulse width, CAS low <sup>†</sup>	tCAS	80 1	0,000	120	10,000	ns
tw(RH)	Pulse width RAS high (precharge time)	t <sub>RP</sub>	100		120		ns
tw(RL)	Pulse width, RAS low <sup>‡</sup>	tRAS	150 1	0,000	200	10,000	ns
tw(W)	Write pulse width	tWP	40		50		ns
tt	Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	3	50	3	50	ns.
t <sub>su(CA)</sub>	Column address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
tsu(rd)	Read command setup time	tRCS	-0		0		ns
t <sub>su(WCH)</sub>	Write command setup time before CAS high	tcWL	60		80		ns
t <sub>su(WRH)</sub>	Write command setup time before RAS high	tRWL	60		80		ns
th(CLCA)	Column address hold time after CAS low	tCAH	40		50		ns
th(RA)	Row address hold time	tRAH	20		25		ns
th(RLCA)	Column address hold time after RAS low	tAR	110		130		ns
th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	- 60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	130		160	,	ns
th(WLD)	Data hold time after W low	tDH	40		50		ns
th(RHrd)	Read command hold time after RAS high	tRRH	10		10		ns
th(CHrd)	Read command hold time after CAS high	tRCH	0		0		ns
th(CLW)	Write command hold time after CAS low	twch	60		80		,ns
th(CLVV)	Write command hold time after RAS low	twcn	130		160		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	†CRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	80		120		ns
CLAN	Delay time, CAS low to W low		100		150		ns
<sup>†</sup> CLWL	(read, modify-write-cycle only) ***	tCWD	120		150		115
	Delay time, RAS low to CAS low		20	70	25	80	ns
†RLCL	(maximum value specified only to guarantee access time)	tRCD	20	70	25	- 80	113
	Delay time, RAS low to W low		100		230		ns
tRLWL	(read, modify-write-cycle only) ****	tRWD	190		230		115
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5	-	5		ns
tGHD	Delay time, $\overline{G}$ high before data applied at DQ		30		40		ns
t <sub>rf</sub>	Refresh time interval	tREF	1	4		4	ms
-11	Tronds this more	1 115					<del></del>

Note: All cycle times assume t<sub>t</sub> = 5 ns.

<sup>\*\*</sup> Page mode only.

<sup>•••</sup> Necessary to insure G has disabled the output buffers prior to applying data to the device.

<sup>†</sup> In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>W(CL)</sub>.

Fin a read-modify-write cycle,  $t_{RLWL}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition times, this may require additional RAS low time  $t_{W(RL)}$ .

### recommended operating conditions

					SMJ4416						
PARAMETER			S VERSION			E VERSION					
	· · · · · · · · · · · · · · · · · · ·		NOM	MAX	MIN	NOM	MAX				
upply voltage, V <sub>DD</sub>		4.5	5	5.5	4.5	5	5.5	v			
Supply voltage, VSS		-	0			0		٧			
11 -t I 1	V <sub>DD</sub> = 4.5 V	2.4		4.8	2.4		4.8	V			
High-level input voltage, VIH	V <sub>DD</sub> = 5.5 V	2.4		5.8	2.4		5.8	Ĭ.			
Low-level input voltage, VIL (see Not		VIK		0.8	Vik		0.8	٧			
Operating case temperature, TC		- 55		100	-40		85	°C			

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST CONDITIONS		SMJ4416-12		
	PARAMETER			TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	l <sub>I</sub> = −15 mA, see Figure 1			-1.2	>
Vон	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4			>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	<b>&gt;</b>
14	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			± 10	μΑ
ю	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			±10	μΑ
IDD1	Average operating current during read or write cycle	At t <sub>C</sub> = minimum cycle			54	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5	mA
IDD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high			46	mA
IDD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling			46	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{C} = 25\,^{o}$ C and nominal supply voltages.

 $<sup>^{\</sup>ddagger}V_{1L} \ge -0.6 \text{ V on all inputs.}$ 

## SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEGT COMPLETIONS	SI	SMJ4416-15		SMJ4416-20			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
ViK	Input clamp voltage	l <sub>l</sub> = −15 mA, see Figure 1			- 1.2			-1.2	٧
Voн	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4			2.4			٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	٧
f <sub>l</sub>	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			± 10			±10	μΑ
lo	Output current (leakage)	$V_{O} = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$			±10			±10	μΑ
I <sub>DD1</sub>	Average operating current during read or write cycle	At t <sub>C</sub> = minimum cycle		40	48		35	42	mA
I <sub>DD2</sub> ‡	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5		3.5	5	mA
lDD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high		25	40		21	34	mA
l <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle,  RAS low,  CAS cycling		25	40		21	34	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $^{\dagger}$ C = 25 °C and nominal supply voltages.

## capacitance over recommended supply voltage range and operating case temperature range, f=1 MHz

			MJ4416 P <sup>†</sup> MA	UNIT
Ci(A)	Input capacitance, address inputs	<b>*</b>	5	7 pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		8 1	) pF
C <sub>i(W)</sub>	Input capacitance, write enable input		8 1	) pF
C <sub>i/o</sub>	Input/output capacitance, data ports		8 1	) pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $^{\dagger}$ C =25 °C and nominal supply voltages.

 $<sup>^{\</sup>ddagger}V_{IL} \ge -0.6 \text{ V on all inputs.}$ 

# switching characteristics over recommended supply voltage range and operating case temperature range

PARAMETER			ALT.	SMJ4416-12		
		TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
ta(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tCAC		70	ns
t <sub>a(R)</sub>	Access time from RAS	tRLCL = MAX,  C <sub>L</sub> = 100 pF  Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120	ns
t <sub>a</sub> (G)	Access time after G low	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates			30	ns
t <sub>dis(CH)</sub>	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	ns
t <sub>dis(G)</sub>	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates		0	30	ns

			ALT.	SMJ4416-15		SMJ4416-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	ONII
ta(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		80		120	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF Load = 2 Series 74 TTL gates	tRAC		150		200	ns
ta(G)	Access time after G low	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates			40		50	ns
t <sub>dis(CH)</sub>	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	0	40	ns
t <sub>dis(G)</sub>	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates		0	30	0	40	ns

# SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

# timing requirements over recommended supply voltage range and operating case temperature range

		ALT.	SMJ4	SMJ4416-12		
	PARAMETER	SYMBOL	MIN	MAX	UNIT	
t <sub>c</sub> (P)	Page mode cycle time	tPC	120		ns	
t <sub>c(rd)</sub>	Read cycle time*	tRC	230		ns	
t <sub>c</sub> (W)	Write cycle time	tWC	230		ns	
tc(rdW)	Read-write/read-modify-write cycle time	<sup>†</sup> RWC	320	٠.	ns	
tw(CH)	Pulse width, CAS high (precharge time)**	tCP	40		ns	
tw(CL)	Pulse width, CAS low <sup>†</sup>	tCAS	70	10,000	ns	
tw(RH)	Pulse width RAS high (precharge time)	tRP	80	.)	ns	
tw(RL)	Pulse width, RAS low <sup>‡</sup>	<sup>t</sup> RAS	120	10,000	ns .	
t <sub>w</sub> (W)	Write pulse width	twp	30		ns	
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	ns	
t <sub>su(CA)</sub>	Column address setup time	tASC	0		ns	
t <sub>su(RA)</sub>	Row address setup time	t <sub>ASR</sub>	0		ns	
t <sub>su(D)</sub>	Data setup time	tDS	0		ns	
tsu(rd)	Read command setup time	tRCS	0		ns	
t <sub>su</sub> (WCH)	Write command setup time before CAS high	†CWL	50		ns	
t <sub>su</sub> (WRH)	Write command setup time before RAS high	tRWL	- 50		ns.	
th(CLCA)	Column address hold time after CAS low	tCAH	35		ns	
th(RA)	Row address hold time	<sup>†</sup> RAH	15		ns	
th(RLCA)	Column address hold time after RAS low	<sup>t</sup> AR	85		ns	
th(CLD)	Data hold time after CAS low	tDH	40		ns	
th(RLD)	Data hold time after RAS low	t <sub>DHR</sub>	100		ns	
th(WLD)	Data hold time after W low	†DH_	30		ns	
th(RHrd)	Read command hold time after RAS high	trrh '	10		ns	
th(CHrd)	Read command hold time after CAS high	<sup>t</sup> RCH	0		ns	
th(CLW)	Write command hold time after CAS low	twch	40		ns	
th(BLW)	Write command hold time after RAS low	twcr	100		ns	
†RLCH	Delay time, RAS low to CAS high	tCSH	150		ns	
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns	
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trsh	80		ns	
	Delay time, CAS low to W low	tour	120		ns	
tCLWL	(read, modify-write-cycle only) * * *	tCMD	120		113	
	Delay time, RAS low to CAS low		20	50	l ns	
<sup>t</sup> RLCL	(maximum value specified only to guarantee access time)	tRCD			113	
	Delay time, RAS low to W low	town	170		ns	
†RLWL	(read, modify-write-cycle only),***	<sup>t</sup> RWD			110	
tWLCL	Delay time, W low to CAS low (early write cycle)	- twcs	-5		ns	
tGHD	Delay time, G high before data applied at DQ		30		ns	
t <sub>rf</sub>	Refresh time interval	tREF		4	ms	

<sup>\*</sup> Note: All cycle times assume  $t_t = 5$  ns.

<sup>\*\*</sup> Page mode only.

<sup>\*\*\*</sup>Necessary to insure  $\overline{\mathbf{G}}$  has disabled the output buffers prior to applying data to the device.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional <u>CAS</u> low time t<sub>W(CL)</sub>†In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional <u>RAS</u> low time t<sub>w(RL)</sub>-

## timing requirements over recommended supply voltage range and operating case temperature range

	PARAMETER	ALT.	SMJ4416-15	SMJ4416-20		
	PARAMETER	SYMBOL	MIN MAX	MIN MAX	UNIT	
t <sub>C</sub> (P)	Page mode cycle time	tPC	140	210	ns	
<sup>†</sup> c(rd)	Read cycle time*	tRC	260	330	ns	
t <sub>c</sub> (W)	Write cycle time	tWC	260	330	ns	
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	360	440	ns	
tw(CH)	Pulse width, CAS high (precharge time)**	tCP	50	80	ns	
tw(CL)	Pulse width, CAS low <sup>†</sup>	†CAS	80 10,000	120 10,000	ns	
tw(RH)	Pulse width RAS high (precharge time)	t <sub>RP</sub>	100	120	ns	
tw(RL)	Pulse width, RAS low <sup>‡</sup>	tRAS	150 10,000	200 10,000	ns	
tw(W)	Write pulse width	tWP	40	50	ns	
tŧ	Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	3 50	3 50	ns	
t <sub>su(CA)</sub>	Column address setup time	†ASC	0	0	ns	
t <sub>su(RA)</sub>	Row address setup time	†ASR	0 -	0	ns	
t <sub>su(D)</sub>	Data setup time	tDS	0	0	ns	
t <sub>su(rd)</sub>	Read command setup time	tRCS	0	0	, ns	
t <sub>su(WCH)</sub>	Write command setup time before CAS high	tCWL	60	80	ns	
<sup>†</sup> su(WRH)	Write command setup time before RAS high	t <sub>RWL</sub>	60	80	ns	
th(CLCA)	Column address hold time after CAS low	tCAH	40	50	ns	
th(RA)	Row address hold time	tRAH	20	25	ns	
th(RLCA)	Column address hold time after RAS low	tAR	110	130	ns	
th(CLD)	Data hold time after CAS low	tDH	60	80	ns	
th(RLD)	Data hold time after RAS low	tDHR	130	160	ns	
th(WLD)	Data hold time after W low	<sup>t</sup> DH	40	50	ns,	
th(RHrd)	Read command hold time after RAS high	TRRH	10	10	ns	
<sup>t</sup> h(CHrd)	Read command hold time after CAS high	tRCH	0	0	ns.	
th(CLW)	Write command hold time after CAS low	tWCH	60	80	ns	
th(RLW)	Write command hold time after RAS low	tWCR	130	160	ns	
<sup>‡</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150	200	. ns	
<sup>†</sup> CHRL	Delay time, CAS high to RAS low	tCRP.	- 0	0	ns	
tCLRH	Delay time, CAS low to RAS high	tRSH	80	120	ns	
	Delay time, CAS low to W low	******	120	150	l ns	
tCLWL	(read, modify-write-cycle only) ***	tCMD	120	150	,,,,	
4	Delay time, RAS low to CAS low	*===	20 70	25 80	ns	
<sup>t</sup> RLCL	(maximum value specified only to guarantee access time)	tRCD	20 /0	25 00	113	
	Delay time, RAS low to W low	town	190	230	ns	
TRLWL	(read, modify-write-cycle only)***	tRWD	130		,,,,	
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5	- 5	ns	
<sup>†</sup> GHD	Delay time, $\overline{G}$ high before data applied at DQ		30	- 40	ns	
t <sub>rf</sub>	Refresh time interval	tREF	4	4	ms	

Note: All cycle times assume t<sub>t</sub> = 5 ns.


<sup>·</sup> Page mode only.

<sup>\*\*\*</sup> Necessary to insure G has disabled the output buffers prior to applying data to the device.

<sup>†</sup> In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>W(CL)</sub>.

<sup>‡</sup> In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time t<sub>w(RL)</sub>.


## PARAMETER MEASUREMENT INFORMATION




NOTE: Each input is tested separately.

FIGURE 1 - INPUT CLAMP VOLTAGE TEST CIRCUIT







## early write cycle timing




write cycle timing



read-write/read-modify-write cycle timing




## page-mode read cycle timing




Texas Instruments

page-mode write cycle timing



NOTE: A read cycle or a write cycle can be intermixed with read-modify-write cycles as Iong as read and write timing specifications are not violated.



INSTRUMENTS

Is

. VIL


CAS


RAS


₹ 7


Įσ

## **RAS-only refresh timing**









Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.