Lecture 3 — Computer Organization

Jeff Zarnett & Mike Cooper-Stachowsky jzarnett@uwaterloo.ca, mstachowsky@uwaterloo.ca

Department of Electrical and Computer Engineering
University of Waterloo

March 9, 2024

MTE 241 Spring 2024 1/39

Computer Organization

A regular program like a word processor need not be concerned with the underlying hardware of the computer.

What is a program? Instructions and data.





MTE 241 Spring 2024 2/39

To Execute a Program

To execute a program we need:

- Main Memory
- 2 System Bus
- 3 Processor

Of course, this is the minimal set.

MTE 241 Spring 2024 3/39

Main Memory

Ideally, memory would be:

- Fast enough that the processor never has to wait;
- Large enough to hold all the data;
- Inexpensive.

The Iron Triangle: "fast, good, cheap; pick two."

Good news: we can have different levels of memory.

MTE 241 Spring 2024 4/39

Main Memory

Let us compare the various levels I might have in my laptop from 2019:

Memory Level	Access Time	Total Capacity
Register	1 ns	< 1 KB
Cache	2 ns	16 MB
Main Memory (RAM)	10 ns	64 GB
Solid State Hard Disk	250 μ s	1000 GB
Backup Hard Disk Drive	10 ms	2 TB

MTE 241 Spring 2024 5/39

Memory Access Analogy

I am the CPU and a particular book is the piece of data needed.

If the data is in the cache: the book is on a bookshelf in my office.

If the data for the CPU on a magnetic hard disk, I have to get the book from Library and Archives Canada in Ottawa (550 km away).

And I would have to walk.

MTE 241 Spring 2024 6/39

Memory Access Analogy

The CPU doesn't go get the data; instead it must wait for it to arrive.

What might I do in the meantime...?

MTE 241 Spring 2024 7/39

System Bus

This is the data transfer mechanism between most components.

It is the physical wires that connect things.

Every sort of communication using the same bus. Contention for this resource is a limiting factor.

MTE 241 Spring 2024 8/39


System Buses

The original IBM PC did work like that.

A modern system has numerous buses.

- Data Bus (memory)
- Address Bus (select for r/w)
- Instruction Bus
- System Bus (peripherals)

MTE 241 Spring 2024 9/39



The processor (CPU) is the brain of the computer.

Fetch instructions, decode them, execute them.

Okay, there's a bit more to it than this.

MTE 241 Spring 2024 10/3

Fetch-decode-execute cycle repeated until the program finishes.

Different steps may be completed in parallel (pipeline).

Processors' largest unit is the word.

32-bit computer ightarrow 32-bit word. 64-bit computer ightarrow 64-bit word.

MTE 241 Spring 2024 11/39

CPU instructions are specific to the processor.

Written assembly? You might have to do some in your OS.

Some operations only available in supervisor mode. Attempting to run it in user mode is an error.

MTE 241 Spring 2024 12/39

CPUs have storage locations: registers.

They may store data or instructions.

Management of registers is partly the role of the OS.

Let us examine a few of the critical registers.

MTE 241 Spring 2024 13/39

CPU Registers

A few of the registers in a typical CPU:

- Program Counter
- **Status Register**
- Instruction Register
- Stack Pointer
- General Purpose Registers

MTE 241 Spring 2024 14/39

Who Manages the Registers?


In many programs, the compiler is responsible for register assignment.

If we write an assembly program, then our responsibility!

MTE 241 Spring 2024 15/39

ARM Cortex M4 Registers

- 13 general purpose r0 r12
- Stack Pointer (okay, 2)
- Link Register
- Program Counter
- xPSR (Operating Mode)



MTE 241 Spring 2024 16/39

Caching

Caching is very... hit and miss.

- Nicholas Armstrong



MTE 241 Spring 2024 17/39

Caching is very important in computing, and not just memory.

We examine the idea of caching in the context of memory.

It is applicable any time there is a large resource that is divided into pieces, some of which are used more often than others.

Caching provides a benefit in some circumstances; not useful in others.

MTE 241 Spring 2024 18 / 39

Caching

The goal of caching is to speed up operations.

It is desirable to read information from cache, when possible, because it takes less time to get data from cache to the CPU than from main memory to the CPU.

CPUs are a lot faster than memory and it is best if we do not keep them waiting.

MTE 241 Spring 2024 19/39

Doing Lines

Caches do not have to operate on pages.

They can operate on anything, but they are typically blocks of a given size.

An entry in a cache is often called a line.

We will assume that a cache line maps nicely to a page.

MTE 241 Spring 2024 20/39

Battleship Sunk!

As discussed, the CPU generates a memory address for a read/write operation.

The address will be mapped to a page; ideally that page is in the cache.



If the requested page is, in fact, in the cache, we call that a cache hit.

MTE 241 Spring 2024 21/39

Please Play Again

If the page is not found in the cache, it is considered a cache miss.

In case of a miss, we must load the page from memory, a slow operation.

A page miss is also called a page fault.

MTE 241 Spring 2024 22/39

The percentage of the time a page is found in the cache is called the hit ratio.



We can calculate the effective access time if we have an estimate of the hit ratio.

MTE 241 Spring 2024 23/39

Effective Access Time

The effective access time is therefore computed as:

Effective Access Time =
$$h \times t_c + (1 - h) \times t_m$$

Where:

h is the hit ratio.

 t_c is the time required to load a page from cache.

 t_m is the time to load a page from memory.

Of course, we would like the hit ratio to be as high as possible. And the effective access time to be as small as possible.

MTE 241 Spring 2024 24/39

We Put a Cache in Your Cache...

Caches have limited size, because faster caches are more expensive.


With infinite money we might put everything in registers.

Caches for memory are very often multileveled.

Intel 64-bit CPUs tend to have L1, L2, and L3 caches. L1 is the smallest and fastest; L3 is the largest and slowest.

MTE 241 Spring 2024 25 / 39

Multiple Levels of Cache



The effective access time formula needs to be updated and expanded.

MTE 241 Spring 2024 26 / 39

Darn, Missed Again

If we have a miss in the L1 cache, the L2 cache is checked.

If the L2 cache contains the desired page, it will be copied to the L1 cache and sent to the CPU.

If it is not in L2. then L3 is checked.

If it is not there either, it is in main memory and will be retrieved from there and copied to the in-between levels on its way to the CPU.

Because caches have limited size, we have to manage this storage carefully.

MTE 241 Spring 2024 27/39

Page Replacement Algorithms

Whenever a page fault occurs, the operating system needs to choose which page to evict from the cache to make space for the new one.

This assumes that the cache is full, which it likely is except at system startup.

We could, of course, just select a random page...
We should do this task more intelligently, if we can.

MTE 241 Spring 2024 28 / 39

Page Replacement Algorithms

To make an intelligent decision about what sort of strategy to choose, we need to know a few things about how data is accessed in a system.

- 1 The 90/10 rule.
- **2** The principle of temporal locality.
- **3** The principle of spatial locality.

MTE 241 Spring 2024 29 / 39

Temporal & Spatial Locality

Example: a function that sums up all the values of an array.

The sum variable is accessed repeatedly, and the fact that it was recently accessed means it is likely to be accessed again soon.

The array being accessed at index i now means it is likely that the array at index i+1 is likely to be accessed soon.

MTE 241 Spring 2024 30/39

Cortex M4 Flash Frames

The Cortex M4 is a 32-bit system: instructions are (up to) 32 bits.

We can fetch more than one instruction at a time (4 to 8). The instruction bus is 128 bit.

Think of it like reading ahead a bit in IKEA instructions.

MTE 241 Spring 2024 31/39

Hurry Up and Wait

The Cortex M4 requires CPU cycles be wasted to access flash. At 84 MHz, 6 CPU cycles wasted.

Faster CPU clock equals more waiting.

Table 6. Number of wait states according to CPU clock (HCLK) frequency

Wait states (WS) (LATENCY)	HCLK (MHz)				
	Voltage range 2.7 V - 3.6 V	Voltage range 2.4 V - 2.7 V	Voltage range 2.1 V - 2.4 V	Voltage range 1.71 V - 2.1 V	
0 WS (1 CPU cycle)	0 < HCLK≤30	0 < HCLK ≤ 24	0 < HCLK ≤ 18	0 < HCLK ≤16	
1 WS (2 CPU cycles)	30 < HCLK ≤ 60	24 < HCLK ≤ 48	18 < HCLK ≤ 36	16 <hclk 32<="" td="" ≤=""></hclk>	
2 WS (3 CPU cycles)	60 < HCLK ≤84	48 < HCLK ≤72	36 < HCLK ≤ 54	32 < HCLK ≤48	
3 WS (4 CPU cycles)		72 < HCLK ≤84	54 < HCLK ≤ 72	48 < HCLK ≤64	
4 WS (5 CPU cycles)	-	-	72 < HCLK ≤84	64 < HCLK ≤80	
5 WS (6 CPU cycles)	-	-	-	80 < HCLK ≤84	

Source: STM32 Reference Manual

MTE 241 Spring 2024 32/39

Sometimes We Guess Wrong

Fetch as many instructions as we can in one go.

If we pre-fetch instructions, what if we get it wrong?

Solution in STM32F401RE: branch cache! (Be prepared)

MTE 241 Spring 2024 33/39

Goal: Reduce Waiting

Without pre-fetch: get instructions, do them, get next instructions.

With: get instructions, do them + get next instructions in parallel.

Benefit: avoid waiting for next instructions after we're done executing.

MTE 241 Spring 2024 34/39

Split Cache: Instructions and Data


Often instructions and data have their own caches.

Cortex M4 has a data cache of 8 \times 128 bits.

MTE 241 Spring 2024 35/39

Memory Maps


We can generate any memory address in the CPU; not everything goes to RAM.



Some addresses are reserved for I/O, peripherals, chip settings...

MTE 241 Spring 2024 36 / 39

Cortex M4 Memory Map Overview



MTE 241 Spring 2024 37/39

That's Nice?

Every kind of data (RAM, Flash, etc) are accessed via pointers.

This reduces the maximum potential size of RAM. Address ranges are limited.

Microcontrollers commonly do this; desktops usually do not.

MTE 241 Spring 2024 38 / 39



"Is this all that I am? Is there nothing more?" - Spock, sharing V'Ger's thoughts.

No! Virtual memory is *much* more complicated than this. We'll have to revisit that subject later.

MTE 241 Spring 2024 39/39