







Project: White Rabbit Switch MCH - mainboard	
Sheet: External 100Mbps Ethernet PHY & magnetics	
Version: 1.1.0	Date: 2009/11/12
Author: Tomasz Wlostowski	License: Open Hardware License (OHL)
Company: CERN BE-CO-HT	




Project: White Rabbit Switch MCH - mainboard	
Sheet: ARM9 CPU I/O ports, busses and power	
Version: 1.1.0	Date: 2009/11/12
Author: Tomasz Wlostowski	License: Open Hardware License (OHL)
Company: CERN BE-CO-HT	




Title		
Size	Number	Revision
A4		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\CPU JTAG Power PL	Author:




Project: White Rabbit Switch MCH - mainboard	
Sheet: ARM9 CPU SDRAM and flash memories	
Version: 1.1.0	Date: 2009/11/12
Author: Tomasz Wlostowski	License: Open Hardware License (OHL)
Company: CERN BE-CO-HT	




Title		
Size	Number	Revision
A4		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\External WatchDogs Sch Down By:	




Title		
Size	Number	Revision
A3		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\SCRFPGA_Clocks\SchDoc	Drawn By:





FPGA_GPIO[0..39]

FPGA_GPIO[0..39]




XC6VLX130T-1FF1156C

Title			
Size	Number		Revision
A4			
Date:	31/03/2011	Sheet	of
File:	D:\White Rabbit\SCB\FPGA_GPIOs.SchDoc	Drawn By:	


Power Supply Decoupling Capacitors

According to Xilinx UG366 (v2.3), page 230, the suggested filtering for the MGTAVCC and MGTAVTT power supplies is:










- One 0.22uF, size 0402, ceramic capacitor per power supply pin
- One 4.7uF, size 0402, ceramic capacitor per two Quads
- One 330uF bulk capacitor for each power supply



Title		
Size	Number	Revision
A3		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\SCB\FPGA GTX\SchDoc	Drawn By:











Title		
Size	Number	Revision
A3		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\FPGA POWER DGN\	SubDocBy:





▲ Only 1.8V single-ended or differential clocks allowed.

Title		
Size A3	Number	Revision
Date: File:	31/03/2011 D:\White Rabbit\SCB\FPGA ODRIL SchDoc	Sheet of Drawn By:





SYST MON P[0..7]

SYST MON N[0..7]




Title		
Size	Number	Revision
A4		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\FPGA System Monitor	Drawn By:





Title		
Size	Number	Revision
A4		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\SCB\QDRIL power.SchDoc	Drawn By:





Title		
White Rabbit Switch MCH - clocking mezzanine		
RS232 port		
Size	Number	Revision
A		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit_\RS232 and USB ports\White Rabbit By:	

IC33A

BANK 12

XC6VLX130T-1FF1156C



Title		
Size	Number	Revision
A4		
Date:	31/03/2011	Sheet of
File:	D:\White Rabbit\SMI Link 7-12.SchDoc Drawn By:	

