




Project: White Rabbit Switch MCH - mainboard	
Sheet: ARM9 CPU I/O ports, busses and power	
Version: 1.1.0	Date: 2009/11/12
Author: Tomasz Wlostowski	License: Open Hardware License (OHL)
Company: CERN BE-CO-HT	




Title		
Size	Number	Revision
A4		
Date:	17/03/2011	Sheet of
File:	D:\White Rabbit\CPU JTAG Power PL	1






Title		
Size	Number	Revision
A3		
Date:	7/03/2011	Sheet of
File:	D:\White Rabbit\SCRFPGA.CLKs\SchDoc Drawn By:	



FPGA_GPIO[0..39]


FPGA_GPIO[0..39]











XC6VLX130T-1FF1156C

BANK 15

Title		
Size	Number	Revision
A4		
Date:	17/03/2011	Sheet of
File:	D:\White Rabbit\SCB\FPGA_GPIOs.SchDoc	Drawn By:





XC6VLX130T-1FF1156C




SYST MON P[0..7]


SYST MON N[0..7]




Title		
Size	Number	Revision
A4		
Date:	17/03/2011	Sheet of
File:	D:\White Rabbit\FPGA System Monitor	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	17/03/2011	Sheet of
File:	D:\White Rabbit\SCB\QDRII power.SchDoc	Drawn By:



Title		
White Rabbit Switch MCH - clocking mezzanine		
RS232 port		
Size	Number	Revision
A		
Date:	17/03/2011	Sheet of
File:	D:\White Rabbit_\RS232_and USB ports	Solved By:





Title		
Size	Number	Revision
A2		
Date:	17/03/2011	Sheet 4 of 4
File:	U-White-Rohrbusch-SCH MAIN SchDsc Drawn by:	

U4E

BANK 16

IO_L0P_16 C32 TxFD12 P
IO_L0N_16 B32 TxFD12 N
IO_L1P_16 J26 TxFD11 P
IO_L1N_16 J27 TxFD11 N
IO_L2P_16 E32 TxFD10 P
IO_L2N_16 E33 TxFD10 N
IO_L3P_16 F30 TxFD9 P
IO_L3N_16 G30 TxFD9 N
IO_L4P_16 A33 TxFD8 P
IO_L4N_VREF_16 B33 TxFD8 N
IO_L5P_16 G31 TxFD7 P
IO_L5N_16 H30 TxFD7 N
IO_L6P_16 C33 +1V8_PG
IO_L6N_16 B34 SPI1_MOSI
IO_L7P_16 K28 SPI1_MISO
IO_L7N_16 J29 +2V5_PG
IO_L8P_SRCC_16 D34 FREE_SRCC_P
IO_L8N_SRCC_16 C34 FREE_SRCC_N
IO_L9P_MRCC_16 K26 SPI1_SPCK
IO_L9N_MRCC_16 K27 +1V0_PG
IO_L10P_MRCC_16 F33 FREE_MRCC_P
IO_L10N_MRCC_16 G33 FREE_MRCC_N
IO_L11P_SRCC_16 F31 +1V0_GTX_PG
IO_L11N_SRCC_16 E31 +3V3_OSC_PG
IO_L12P_VRN_16 E34 +2V5_OSC_PG
IO_L12N_VRP_16 F34 +1V2_GTX_PG
IO_L13P_16 J30 SPI1_NPCS0
IO_L13N_16 K29 +1V5_PG
IO_L14P_16 H34 RxFD12 P
IO_L14N_VREF_16 H33 RxFD12 N
IO_L15P_16 D31 RxFD11 P
IO_L15N_16 D32 RxFD11 N
IO_L16P_16 K33 RxFD10 P
IO_L16N_16 J34 RxFD10 N
IO_L17P_16 G32 RxFD9 P
IO_L17N_16 H32 RxFD9 N
IO_L18P_16 L25 RxFD8 P
IO_L18N_16 L26 RxFD8 N
IO_L19P_16 J31 RxFD7 P
IO_L19N_16 J32 RxFD7 N

XC6VLX130T-1FF1156C



Power-Good

+1V5_PG +1V5_PG
+1V0_PG +1V0_PG
+1V0_GTX_PG +1V0_GTX_PG
+3V3_OSC_PG +3V3_OSC_PG
+2V5_OSC_PG +2V5_OSC_PG
+1V2_GTX_PG +1V2_GTX_PG
+2V5_PG +2V5_PG
+1V8_PG +1V8_PG

Power_Good

SPI1

SPI1

SPI1_MISO SPI1_MISO
SPI1_MOSI SPI1_MOSI
SPI1_SPCK SPI1_SPCK
SPI1_NPCS0 SPI1_NPCS0

Title		
Size	Number	Revision
A4		
Date:	17/03/2011	Sheet of
File:	D:\White Rabbit\SMI Link 7-12.SchDoc	Drawn By:

