

INPUT PROTECTION


Variant: PRELIMINARY

2026-02-09

Rev + (Unreleased)

Page	Index	Page	Index	Page	Index	Page	Index
1	Cover Page	11		21		31	
2	ARCHITECTURE	12		22		32	
3	1. INTERCONNECTS	13		23		33	
4	2. POLARITY PROTECTION	14		24		34	
5	3. SENSING	15		25		35	
6	4. POWER	16		26		36	
7	5. COMPARATOR	17		27		37	
8	6. PASS ELEMENT	18		28		38	
9	9. MISCELLANEOUS	19		29		39	
10	REVISION HISTORY	20		30		40	

TOP VIEW



BOTTOM VIEW



NOTES

Comment

Not fitted components are marked as

DRAFT – Very early stage of schematic, ignore details.

PRELIMINARY – Close to final schematic.

CHECKED – There shouldn't be any mistakes. Contact the engineer if found.

RELEASED – A board with this schematic has been sent to production.

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for cautionary design notes.

DESIGN NOTE:
Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.


PROJECT ASSIGNMENT 1	THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.
DRN 2025-01-12 R. HICKS	
CHK	
ENG APP	
MFR APP	

Ryan Dynamics

INPUT PROTECTION

SHEET PATH	GIT HASH	DRAWING No	A3		
/	3eaf265				
FILENAME	VARIANT	PRELIMINARY	REVISION + (Unreleased)	SHEET	1 OF 10

[2] ARCHITECTURE



PROJECT ASSIGNMENT 1
DRN 2025-01-12 R. HICKS
CHK
ENG APP
MFR APP


THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOT BE REPRODUCED WITHOUT AUTHORISATION.



INPUT PROTECTION

SHEET PATH	ARCHITECTURE			A3	
FILENAME	VARIANT	PRELIMINARY	REVISION + (Unreleased)	SHEET	2 OF 10
/ARCHITECTURE/ Project Architecture.kicad_sch	3eaf265				

[3] 1. INTERCONNECTS



PROJECT
ASSIGNMENT 1
DRN
2025-01-12 R. HICKS
CHK

ENG APP

MFR APP



THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

/ARCHITECTURE/1. INTERCONNECTS/

SHEET PATH

GIT HASH

DRAWING No

FILENAME Interconnects.kicad_sch

3eaf265

1. INTERCONNECTS

A4

VARIANT


PRELIMINARY

REVISION + (Unreleased)

SHEET

3 OF 10

[4] 2. POLARITY PROTECTION



DESIGN NOTE:
This PMOSFET is acting as an ideal diode [1].

10V zener from Gate to Source to limit $V_{GS} \leq 10V$ under all VIN and transient conditions to protect PMOSFET. 100k Gate to Source resistor to not allow floating Gate. 100k Gate pulldown resistor so Gate is off and not affected by leakage or capacitive coupling when VIN removed or reversed.

[1] <https://www.ti.com/lit/an/slvae57b/slvae57b.pdf?ts=1770319054914>

PROJECT
ASSIGNMENT 1

DRN
2025-01-12 R. HICKS

CHK

ENG APP

MFR APP



Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

/ARCHITECTURE/ 2. POLARITY PROTECTION/

SHEET PATH

GIT HASH

DRAWING No

3ea~~12265~~ POLARITY PROTECTION

FILENAME Polarity Protection.kicad_sch

VARIANT

PRELIMINARY


REVISION + (Unreleased)

SHEET

4 OF 10

A4

[5] 3. SENSING



DESIGN NOTE:
 $VSENSE = VPROTD \cdot RBOT / (RTOP + RBOT)$
 We are comparing with 2V5 VREF,
 $VTRIP = 2.5 \cdot (RTOP + RBOT) / RBOT$.
 We'll pick $RBOT = 10k$ for stiffness which leaves:
 $RTOP = 2000 \cdot (2 \cdot VTRIP - 5)$.
 For 12V, $RTOP = 38K$. For 17V, $RTOP = 58K$.

PROJECT
ASSIGNMENT 1
DRN
2025-01-12 R. HICKS
CHK

ENG APP

MFR APP

SHEET PATH

/ARCHITECTURE/3. SENSING/

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.



Ryan Dynamics

INPUT PROTECTION

GIT HASH

3eaf265

DRAWING No

3. SENSING

1

2

3

4

5

6

A4

FILENAME

Sensing.kicad_sch

VARIANT


PRELIMINARY

REVISION + (Unreleased)

SHEET

5 OF 10

[6] 4. POWER



PROJECT ASSIGNMENT 1
DRN 2025-01-12 R. HICKS
CHK
ENG APP
MFR APP




Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

SHEET PATH	GIT HASH	DRAWING No	4. POWER	A4
/ARCHITECTURE/4. POWER/	3eaf265			
FILENAME	VARIANT	PRELIMINARY	REVISION + (Unreleased)	SHEET


[7] 5. COMPARATOR



OV & UV COMPARATOR


DESIGN NOTE:
The AZV3002S-13 dual comparator is used to implement the 12-17 V window detector.
Each comparator compares a scaled VPROT sense voltage (VSENSE) against VREF_2V5 to generate 12V_OK and 17V_OK signals.
The device is selected for its low supply current (10uA worst) and rail-to-rail input.

DESIGN NOTE:
A simple low pass filter is placed on the VSENSE inputs of the comparators to smooth transitions and reduce chatter near the transition points. $f_c = 1/(2\pi \cdot 1k \cdot 10n) = 16Hz$.



DIODE AND

DESIGN NOTE:
EN_OK is generated using diode logic AND combining the 12V_OK and 17V_OK. A pull-up resistor biases EN_OK high, while either comparator output can clamp the node low through its diode, ensuring the pass MOSFET is enabled only when both voltage conditions are satisfied.
Series resistors limit output interaction and improve stability with push-pull comparator outputs.



HYSTERESIS

DESIGN NOTE:
1M feedback resistor from comparator output to sense input provides external hysteresis to prevent chatter near the 12 V and 17 V thresholds.
With divider $RTH = RTOP || RBOT = 8K$ and a 5 V output swing, hysteresis at VSENSE is about $\Delta VSENSE = 5 * RTH / RHY = 40mV$, or $\sim 0.2-0.3 V$ seen at VPROT.

PROJECT ASSIGNMENT 1
DRN 2025-01-12 R. HICKS
CHK
ENG APP
MFR APP

SHEET PATH
/ARCHITECTURE/5. COMPARATOR/

FILENAME Comparator.kicad_sch

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.



Ryan Dynamics

INPUT PROTECTION

GIT HASH

3eaf265

DRAWING No

5. COMPARATOR

A4

VARIANT


PRELIMINARY

REVISION + (Unreleased)

SHEET

7 OF 10

[8] 6. PASS ELEMENT




PROJECT ASSIGNMENT 1
DRN 2025-01-12 R. HICKS
CHK
ENG APP
MFR APP
SHEET PATH /ARCHITECTURE/6. PASS ELEMENT/
FILENAME Pass Element.kicad_sch
VARIANT PRELIMINARY
REVISION + (Unreleased)
SHEET 8 OF 10

Ryan Dynamics
THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

A4

[9] 9. MISCELLANEOUS



PROJECT
ASSIGNMENT 1
DRN
2025-01-12 R. HICKS
CHK

ENG APP

MFR APP



THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

/ARCHITECTURE/9. MISCELLANEOUS/

SHEET PATH

GIT HASH

DRAWING No

3eaf265

9. MISCELLANEOUS

A4

FILENAME Miscellaneous.kicad_sch

VARIANT

PRELIMINARY

REVISION + (Unreleased)

SHEET

9 OF 10

[10] REVISION HISTORY

A

A

B

B

C

C

D

D

PROJECT
ASSIGNMENT 1
DRN
2025-01-12 R. HICKS
CHK

ENG APP
MFR APP

SHEET PATH

/REVISION HISTORY/

FILENAME

Revision History.kicad_sch



Ryan Dynamics
THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

GIT HASH

3eaf265

DRAWING No

REVISION HISTORY

A4

VARIANT

PRELIMINARY

REVISION + (Unreleased)

SHEET

10 OF 10