

INPUT PROTECTION


Variant: CHECKED

2026-02-10

Rev + (Unreleased)

| Page | Index | Page | Index | Page | Index | Page | Index |
|------|------------------------|------|-------|------|-------|------|-------|
| 1 | Cover Page | 11 | | 21 | | 31 | |
| 2 | ARCHITECTURE | 12 | | 22 | | 32 | |
| 3 | 1. INTERCONNECTS | 13 | | 23 | | 33 | |
| 4 | 2. POLARITY PROTECTION | 14 | | 24 | | 34 | |
| 5 | 3. SENSING | 15 | | 25 | | 35 | |
| 6 | 4. POWER | 16 | | 26 | | 36 | |
| 7 | 5. COMPARATOR | 17 | | 27 | | 37 | |
| 8 | 6. PASS ELEMENT | 18 | | 28 | | 38 | |
| 9 | 9. MISCELLANEOUS | 19 | | 29 | | 39 | |
| 10 | REVISION HISTORY | 20 | | 30 | | 40 | |

TOP VIEW



BOTTOM VIEW

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for cautionary design notes.

DESIGN NOTE:
Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.

NOTES

Comment

Not fitted components are marked as

DRAFT – Very early stage of schematic, ignore details.

PRELIMINARY – Close to final schematic.

CHECKED – There shouldn't be any mistakes. Contact the engineer if found.

RELEASED – A board with this schematic has been sent to production.

PROJECT
ASSIGNMENT 1
DRN
2025-01-12 R. HICKS
CHK

ENG APP

MFR APP


THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

Ryan Dynamics

INPUT PROTECTION

| SHEET PATH | GIT HASH | DRAWING No | A3 |
|------------|----------------------------|-------------------------|---------|
| / | 3eaf265 | | |
| FILENAME | Input-Protection.kicad_sch | VARIANT | CHECKED |
| | | REVISION + (Unreleased) | SHEET |
| | | 1 OF 10 | |

[2] ARCHITECTURE



| |
|----------------------------|
| PROJECT ASSIGNMENT 1 |
| DRN 2025-01-12 R. HICKS |
| CHK |
| ENG APP |
| MFR APP |


THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.



INPUT PROTECTION

| SHEET PATH | GIT HASH | DRAWING No | | | |
|--------------------------------|----------|--------------|-------------------------|-------|---------|
| /ARCHITECTURE/ | 3eaf265 | ARCHITECTURE | | | |
| FILENAME | VARIANT | CHECKED | REVISION + (Unreleased) | SHEET | 2 OF 10 |
| Project Architecture.kicad_sch | | | | | A3 |

[3] 1. INTERCONNECTS



LAYOUT NOTE:
Large traces for VIN and VOUT, with 1oz copper a track width of >0.8mm is required to handle 2A of current with a FoS=2.

PROJECT
ASSIGNMENT 1

DRN
2025-01-12 R. HICKS

CHK

ENG APP

MFR APP



Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

/ARCHITECTURE/1. INTERCONNECTS/

SHEET PATH

GIT HASH

DRAWING No

3eaf265

1. INTERCONNECTS

A4

FILENAME Interconnects.kicad_sch

VARIANT


CHECKED

REVISION + (Unreleased)

SHEET

3 OF 10

[4] 2. POLARITY PROTECTION



LAYOUT NOTE:
Large traces for **VPROT**,
with 1oz copper a track
width of >0.8mm is
required to handle 2A of
current with a FoS=2.

DESIGN NOTE:
This PMOSFET is acting as an ideal diode [1].
10V zener from Gate to Source to limit $VGS \leq 10V$
under all **VIN** and transient conditions to protect
PMOSFET. 100K Gate to Source resistor to not allow
floating Gate, 100K Gate pulldown resistor so Gate is
off and not affected by leakage or capacitive coupling
when **VIN** removed or reversed.

[1] <https://www.ti.com/lit/an/slvae57b/slvae57b.pdf?ts=1770319054914>

PROJECT
ASSIGNMENT 1

DRN
2025-01-12 **R. HICKS**

CHK

ENG APP

MFR APP



THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

/ARCHITECTURE/ **2. POLARITY PROTECTION/**

SHEET PATH

GIT HASH

DRAWING No

3ea~~12265~~ POLARITY PROTECTION

A4

FILENAME **Polarity Protection.kicad_sch**

VARIANT


CHECKED

REVISION + (Unreleased)

SHEET

4 OF 10

[5] 3. SENSING



| |
|---|
| PROJECT ASSIGNMENT 1 |
| DRN 2025-01-12 R. HICKS |
| CHK |
| ENG APP |
| MFR APP |
| SHEET PATH /ARCHITECTURE/3. SENSING/ |
| FILENAME Sensing.kicad_sch |


 **Ryan Dynamics**
 THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
 AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

| GIT HASH | DRAWING No | 3. SENSING | A4 |
|----------|------------|------------|----|
| 3eaf265 | | | |

VARIANT CHECKED REVISION + (Unreleased) SHEET 5 OF 10

[6] 4. POWER



DESIGN NOTE:
VREF_2V5 is generated from VCC_5V with a 100K/100K divider. A 10nF capacitor from VREF_2V5 to GND provides low-pass filtering $f_c = 1/(2\pi \cdot 50K \cdot 10n) = 318Hz$.

DESIGN NOTE:
Per TI [2] choose Rs such that $IRMIN < IR < IRMAX$ ($IRMAX=15mA$), accounting for VIN range and load.
With $VIN_{MIN}=12V$, $VIN_{MAX}=50V$, $VOUT=5V$,
 $IRMIN=75\mu A$ and $ILOAD_{MAX}=(2.5V \text{ divider})+I(EN_OK \text{ pull-up})+Iq(AZV3002)\approx 250\mu A + 50\mu A + 9\mu A$,
 $Rs_{MAX}=(VIN_{MIN}-VOUT)/(ILOAD_{MAX}+IRMIN)\approx 18K$
 $Rs_{MIN}=(VIN_{MAX}-VOUT)/IRMAX\approx 3K$. $Rs=10K$ is selected to guarantee regulation at 12V & limit shunt current at 50V.

[2] <https://www.ti.com/lit/ds/symlink/lm4040-n.pdf?ts=1752678691365>

| |
|----------------------------|
| PROJECT ASSIGNMENT 1 |
| DRN 2025-01-12 R. HICKS |
| CHK |
| ENG APP |
| MFR APP |




Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

| SHEET PATH | GIT HASH | DRAWING No | 4. POWER | A4 |
|-------------------------|----------|------------|-------------------------|---------|
| /ARCHITECTURE/4. POWER/ | 3eaf265 | | | |
| FILENAME | VARIANT | CHECKED | REVISION + (Unreleased) | SHEET |
| Power.kicad_sch | | | | 6 OF 10 |


[7] 5. COMPARATOR



OV & UV COMPARATOR



DESIGN NOTE:
The AZV3002S-13 dual comparator is used to implement the 12-17 V window detector.
Each comparator compares a scaled VPROT sense voltage (VSENSE) against VREF_2V5 to generate 12V_OK and 17V_OK signals.
The device is selected for its low supply current (10uA worst) and rail-to-rail input.

DESIGN NOTE:
A simple low pass filter is placed on the VSENSE inputs of the comparators to smooth transitions and reduce chatter near the transition points. $f_c = 1/(2\pi \cdot 1k \cdot 10n) = 16Hz$.



DIODE AND

DESIGN NOTE:
EN_OK is generated using diode logic AND combining the 12V_OK and 17V_OK. A pull-up resistor biases EN_OK high, while either comparator output can clamp the node low through its diode, ensuring the pass MOSFET is enabled only when both voltage conditions are satisfied.
Series resistors limit output interaction and improve stability with push-pull comparator outputs.



HYSTERESIS

DESIGN NOTE:
1M feedback resistor from comparator output to sense input provides external hysteresis to prevent chatter near the 12 V and 17 V thresholds.
With divider $RTH = RTOP || RBOT = 8K$ and a 5 V output swing, hysteresis at VSENSE is about $\Delta VSENSE = 5 * RTH / RHY = 40mV$, or $\sim 0.2-0.3 V$ seen at VPROT.

PROJECT
ASSIGNMENT 1

DRN
2025-01-12 R. HICKS

CHK

ENG APP

MFR APP

SHEET PATH

/ARCHITECTURE/5. COMPARATOR/

FILENAME Comparator.kicad_sch

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOT BE REPRODUCED WITHOUT AUTHORISATION.



Ryan Dynamics

INPUT PROTECTION

5. COMPARATOR

A4

GIT HASH

3eaf265



DRAWING No

REVISION + (Unreleased)

SHEET

7 OF 10

[8] 6. PASS ELEMENT



PROJECT
ASSIGNMENT 1

DRN
2025-01-12 R. HICKS

CHK

ENG APP

MFR APP



THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

SHEET PATH

GIT HASH

DRAWING No

3eaf265

6. PASS ELEMENT

/ARCHITECTURE/6. PASS ELEMENT/

FILENAME Pass_Element.kicad_sch

VARIANT

CHECKED


REVISION + (Unreleased)

SHEET

8 OF 10

A4

[9] 9. MISCELLANEOUS



PROJECT
ASSIGNMENT 1
DRN
2025-01-12 R. HICKS
CHK

ENG APP

MFR APP



Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

/ARCHITECTURE/9. MISCELLANEOUS/

SHEET PATH

GIT HASH

DRAWING No

3eaf265

9. MISCELLANEOUS

A4

FILENAME Miscellaneous.kicad_sch

VARIANT

CHECKED

REVISION + (Unreleased)

SHEET

9 OF 10

[10] REVISION HISTORY

A

A

B

B

C

C

D

D

| |
|----------------------------|
| PROJECT ASSIGNMENT 1 |
| DRN 2025-01-12 R. HICKS |
| CHK |
| ENG APP |
| MFR APP |



Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

| SHEET PATH | GIT HASH | DRAWING No | REVISION HISTORY | A4 |
|--------------------|----------|------------|-------------------------|-------|
| /REVISION HISTORY/ | 3eaf265 | | | |
| FILENAME | VARIANT | CHECKED | REVISION + (Unreleased) | SHEET |