

# Input Protection


Variant: DRAFT

2026-02-07


Rev + (Unreleased)

Page	Index	Page	Index	Page	Index	Page	Index
1	Cover Page	11		21		31	
2	Block Diagram	12		22		32	
3	Schematic	13		23		33	
4	Revision History	14		24		34	
5		15		25		35	
6		16		26		36	
7		17		27		37	
8		18		28		38	
9		19		29		39	
10		20		30		40	

## TOP VIEW



## BOTTOM VIEW



## NOTES

Comment

Not fitted components are marked as X

- DRAFT - Very early stage of schematic, ignore details.
- PRELIMINARY - Close to final schematic.
- CHECKED - There shouldn't be any mistakes. Contact the engineer if found.
- RELEASED - A board with this schematic has been sent to production.

## DESIGN CONSIDERATIONS


DESIGN NOTE:  
Example text for informational design notes.

DESIGN NOTE:  
Example text for debug notes.


DESIGN NOTE:  
Example text for cautionary design notes.

DESIGN NOTE:  
Example text for critical design notes.

LAYOUT NOTE:  
Example text for critical layout guidelines.

PROJECT	Assignment 1	<div> Ryan Dynamics</div> <div>THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.</div>			
DRN	R. HICKS				
CHK					
ENG APP		Input Protection			
MFR	APP				
SHEET PATH	/	GIT HASH	9521b57	DRAWING No	A3
FILENAME	Input-Protection.kicad_sch	VARIANT	DRAFT	REVISION	+ (Unreleased)
				SHEET	1 OF 4

[2] BLOCK DIAGRAM




TARGET SPECIFICATIONS:

INPUT VOLTAGE: -50 to +50 V

OUTPUT VOLTAGE: +12 to +17 V

Spec 3 ?

Spec 4 ?

PROJECT	Assignment 1	<div> Ryan Dynamics</div> <div>THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.</div>			
DRN	R. HICKS				
CHK					
ENG APP		Input Protection			
MFR	APP				
SHEET PATH	/Block Diagram/	GIT HASH	9521b57	DRAWING No	BLOCK DIAGRAM
FILENAME	Block Diagram.kicad_sch	VARIANT	DRAFT	REVISION	+ (Unreleased)
		SHEET		2 OF 4	

# [3] SCHEMATIC

DESIGN NOTE:  
This PMOSFET is acting as an ideal diode [1].



10V zener from Gate to Source to limit VGS <= 10V under all VIN and transient conditions to protect PMOSFET. 100K Gate to Source resistor to not allow floating Gate. 100K Gate pulldown resistor so Gate is off and not affected by leakage or capacitive coupling when VIN removed or reversed.

DESIGN NOTE:  
 $V_{SENSE} = V_{PROT} \cdot R_{BOT} / (R_{TOP} + R_{BOT})$   
We are comparing with 2V5 VREF,  $V_{TRIP} = 2.5 \cdot (R_{TOP} + R_{BOT}) / R_{BOT}$ . We'll pick  $R_{BOT} = 10k$  for stiffness which leaves:  
 $R_{TOP} = 2000 \cdot (2 \cdot V_{TRIP} - 5)$ .  
For 12V,  $R_{TOP} = 38K$ . For 17V,  $R_{TOP} = 58K$ .

DESIGN NOTE:  
Per TI [2] choose  $R_s$  such that  $I_{RMIN} < I_R < I_{RMAX}$  ( $I_{RMAX} = 15mA$ ), accounting for VIN range and load. With  $V_{IN\_MIN} = 12V$ ,  $V_{IN\_MAX} = 50V$ ,  $V_{OUT} = 5V$ ,  $I_{RMIN} = 75\mu A$  and  $I_{LOAD\_MAX} = (2.5V \text{ divider}) + (I_{EN\_OK} \text{ pull-up}) + I_q(AZV3002) \approx 250\mu A + 50\mu A + 9\mu A$ ,  $R_{s\_MAX} = (V_{IN\_MIN} - V_{OUT}) / (I_{LOAD\_MAX} + I_{RMIN}) = 18K$ ,  $R_{s\_MIN} = (V_{IN\_MAX} - V_{OUT}) / I_{RMAX} = 3K$ .  $R_s = 10K$  is selected to guarantee regulation at 12V & limit shunt current at 50V.


DESIGN NOTE:  
The pass PMOSFET is used as a high-side load disconnect controlled by the window comparator logic. When EN\_OK is high, the Gate is pulled low via the NPN driver, turning the device on and allowing VOUT to track VPROT with a small RDS(on) drop. When EN\_OK is low, the Gate is released and pulled toward Source, fully turning the device off and isolating the load. 1Meg output resistor to ground prevents floating Drain.

## 1. INTERCONNECTS




## 9. ERC & MISC.


## 2. REVERSE POLARITY PROTECTION



## 3. VOLTAGE SENSING




## 4. VCC\_5V & VREF\_2V5





DESIGN NOTE:  
VREF\_2V5 is generated from VCC\_5V with a 100K/100K divider. A 10nF capacitor from VREF\_2V5 to GND provides low-pass filtering  $f_c = 1 / (2\pi \cdot 50K \cdot 10n) = 318Hz$ .

## 5. PASS ELEMENT




DESIGN NOTE:  
BC846 provides low-side gate drive for the pass PMOS. 10K base resistor limits base current from EN\_OK, 100K base-emitter pull-down ensures defined OFF state during startup and fault conditions.

## 1. INTERCONNECTS (CONT.)




## 6. OV & UV COMPARATOR


DESIGN NOTE:



## 7. DIODE AND




## 8. HYSTERESIS

PROJECT	Assignment 1		<div><b>Ryan Dynamics</b></div> <div>THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.</div>				
DRN	R. HICKS						
2025-01-12							
CHK							
ENG APP	Input Protection						
MFR APP							
SHEET PATH	GIT HASH	DRAWING No		A3			
/Schematic/	9521b57	SCHEMATIC					
FILENAME	Schematic.kicad_sch	VARIANT	DRAFT		REVISION	+ (Unreleased)	SHEET

[1] <https://www.ti.com/lit/an/slvac57b/slvac57b.pdf?ts=1770319054914>  
[2] <https://www.ti.com/lit/ds/symlink/lm4040-n.pdf?ts=1752678691365>

[4] REVISION HISTORY

PROJECT	<div><div>Ryan Dynamics</div><div>THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.</div></div>		
Assignment 1			
DRN			
2025-01-12	Input Protection		
R. HICKS			
CHK			
ENG APP			
MFR APP			
SHEET PATH	GIT HASH	DRAWING No	A4
/Revision History/	9521b57	REVISION HISTORY	
FILENAME	VARIANT	DRAFT	REVISION
Revision History.kicad_sch			+ (Unreleased)
			SHEET
			4 OF 4