

# Input Protection


Variant: DRAFT

2026-02-07


Rev + (Unreleased)

Page	Index	Page	Index	Page	Index	Page	Index
1	Cover Page	11	.....	21	.....	31	.....
2	Block Diagram	12	.....	22	.....	32	.....
3	Schematic	13	.....	23	.....	33	.....
4	Revision History	14	.....	24	.....	34	.....
5	.....	15	.....	25	.....	35	.....
6	.....	16	.....	26	.....	36	.....
7	.....	17	.....	27	.....	37	.....
8	.....	18	.....	28	.....	38	.....
9	.....	19	.....	29	.....	39	.....
10	.....	20	.....	30	.....	40	.....

## TOP VIEW



## BOTTOM VIEW



## NOTES

Comment

Not fitted components are marked as **X**

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There shouldn't be any mistakes. Contact the engineer if you find any.

RELEASED - A board with this schematic has been sent to production.

Date: 07-Feb-2026

## DESIGN CONSIDERATIONS

DESIGN NOTE:  
Example text for informational design notes.

DESIGN NOTE:  
Example text for debug notes.


DESIGN NOTE:  
Example text for cautionary design notes.

DESIGN NOTE:  
Example text for critical design notes.

LAYOUT NOTE:  
Example text for critical layout guidelines.

	Comments:	Company: University of Newcastle		Variant: DRAFT	Git Hash: aca0273
	Sheet Title:	Board Name: Input Protection		Project Name: Assignment 1	
	Sheet Path: /	File Name: Input-Protection.kicad_sch	Designer: R. HICKS	Date: 2025-01-12	Revision: + (Unreleased)
		Reviewer:	Size: A3	Sheet: 1 of 4	

[2] BLOCK DIAGRAM



TARGET SPECIFICATIONS:	
INPUT VOLTAGE:	-50 - +50 V
OUTPUT VOLTAGE:	??
Spec 3	??
Spec 4	??

	Comments:	Company:		Variant:		Git Hash:			
		University of Newcastle		DRAFT		aca0273			
			Board Name:		Project Name:				
			Input Protection		Assignment 1				
Sheet Title:		File Name:		Designer:		Date:		Revision:	
BLOCK DIAGRAM		Block Diagram.kicad_sch		R. HICKS		2025-01-12		+ (Unreleased)	
Sheet Path:				Reviewer:		Size:		Sheet:	
/Block Diagram/						A3		2 of 4	

# [3] SCHEMATIC

DESIGN NOTE:  
This PMOSFET is acting as an ideal diode [1].



10V zener from Gate to Source to limit VGS <= 10V under all VIN and transient conditions to protect PMOSFET. 100K Gate to Source resistor to not allow floating Gate. 100K Gate pull-down resistor so Gate is off and not affected by leakage or capacitive coupling when VIN removed or reversed.

DESIGN NOTE:  
 $V_{SENSE} = V_{PROT} \cdot R_{BOT} / (R_{TOP} + R_{BOT})$   
We are comparing with 2V5 VREF,  $V_{TRIP} = 2.5 \cdot (R_{TOP} + R_{BOT}) / R_{BOT}$ . We'll pick  $R_{BOT} = 10k$  for stiffness which leaves:  
 $R_{TOP} = 2000 \cdot (2 \cdot V_{TRIP} - 5)$ .  
For 12V,  $R_{TOP} = 38K$ . For 17V,  $R_{TOP} = 58K$ .

DESIGN NOTE:  
Per TI [2] choose  $R_s$  such that  $IR_{MIN} < IR < IR_{MAX}$  ( $IR_{MAX} = 15mA$ ), accounting for VIN range and load. With  $V_{IN\_MIN} = 12V$ ,  $V_{IN\_MAX} = 50V$ ,  $V_{OUT} = 5V$ ,  $IR_{MIN} = 75\mu A$  and  $I_{LOAD\_MAX} = I(2.5V \text{ divider}) + I(EN\_OK \text{ pull-up}) + I_q(AZV3002) \approx 250\mu A + 50\mu A + 9\mu A$ ,  $R_{s\_MAX} = (V_{IN\_MIN} - V_{OUT}) / (I_{LOAD\_MAX} + IR_{MIN}) \approx 18K$ .  $R_{s\_MIN} = (V_{IN\_MAX} - V_{OUT}) / IR_{MAX} = 3K$ .  $R_s = 10K$  is selected to guarantee regulation at 12V while limiting shunt current at 50V.


DESIGN NOTE:  
The pass PMOSFET is used as a high-side load disconnect controlled by the window comparator logic. When EN\_OK is high, the gate is pulled low via the NPN driver, turning the device on and allowing VOUT to track VPROT with a small  $R_{DS(on)}$  drop. When EN\_OK is low, the gate is released and pulled toward the source, fully turning the device off and isolating the load. A 1Meg output resistor to ground prevents floating output with no load.

## 1. INTERCONNECTS




## 9. ERC & MISC.


## 2. REVERSE POLARITY PROTECTION



## 3. VOLTAGE SENSING




## 4. VCC\_5V & VREF\_2V5





DESIGN NOTE:  
VREF\_2V5 is generated from VCC\_5V with a 100K/100K divider. A 10nF capacitor from VREF\_2V5 to GND provides low-pass filtering  $f_c = 1 / (2\pi \cdot 50K \cdot 10n) = 318Hz$ .

## 5. PASS ELEMENT




DESIGN NOTE:  
BC846 provides low-side gate drive for the pass PMOS. 10K base resistor limits base current from EN\_OK, 100K base-emitter pull-down ensures defined OFF state during startup and fault conditions.

## 1. INTERCONNECTS (CONT.)




## 6. 0V & UV COMPARATOR

DESIGN NOTE:



## 7. DIODE AND

DESIGN NOTE:



## 8. HYSTERESIS

DESIGN NOTE:

[1] <https://www.ti.com/lit/an/slva578/slva578.pdf?ts=1770319054914>

[2] <https://www.ti.com/lit/ds/symlink/lm4040-n.pdf?ts=1752678691365>

Comments:	Company: University of Newcastle		Variant: DRAFT	Git Hash: aca0273
	Board Name: Input Protection		Project Name: Assignment 1	
	Sheet Title: SCHEMATIC	File Name: Schematic.kicad_sch	Designer: R. HICKS	Date: 2025-01-12
Sheet Path: /Schematic/	Reviewer:	Size: A3	Revision: + (Unreleased)	Sheet: 3 of 4

# [4] REVISION HISTORY

	Comments:	Company: University of Newcastle		Variant: DRAFT	Git Hash: aea0273
		Board Name: Input Protection		Project Name: Assignment 1	
	Sheet Title: REVISION HISTORY	File Name: Revision History.kicad_sch	Designer: R. HICKS	Date: 2025-01-12	Revision: + (Unreleased)
	Sheet Path: /Revision History/		Reviewer:	Size: A4	Sheet: 4 of 4